Browse tech roles

CPU Physical Design DTCO Synthesis Place-and-Route Static Timing Analysis PPA Python Tcl Perl timing-closure Silicon Design AI Tools Hardware Design Pathfinding +9 more Show less

Tcl Python Cadence Innovus Place-and-Route Physical Design Timing Analysis Physical Verification Digital Design Automation PPA 5nm Hardware Engineering +7 more Show less

STA TCL Python Perl PrimeTime Tempus ICC2 Innovus RTL GDS Spice ASIC CTS AOCV POCV Signal Integrity Layout Parasitic Extraction +12 more Show less

CPU) design Verilog RTL Synthesis Place and Route GDS Logic Design Power Analysis Tapeout Microarchitecture Physical Design +6 more Show less

STA TCL Python Perl PrimeTime Tempus ICC2 Innovus RTL GDS Spice ASIC CTS AOCV POCV Signal Integrity Layout Parasitic Extraction +12 more Show less

Physical Design SPICE RTL Circuit Design PLL Jitter Analysis Standard Cell Optimization RC Delay Device Physics Hardware Engineering Electrical Engineering +6 more Show less

ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Signoff Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Power Integrity +11 more Show less

Physical Design Python TCL Perl Synthesis Machine Learning Digital Circuits Logic Design Algorithms Deep Sub-micron Technology +5 more Show less

Physical Design PnR STA Synthesis Python TCL Perl Machine Learning Digital Circuits Logic Design Algorithms +6 more Show less

Place and Route Physical Design DRC LVS STA EMIR CMOS Python Perl Tcl floor planning Layout Design PDV Clock Design Tapeout IP Integration +11 more Show less

RTL-to-GDS Logic Synthesis place-and-route PnR STA Power Analysis Perl TCL Digital Circuits floor-planning Timing Budgeting Physical Integration Verification +8 more Show less

RTL-to-GDS Logic Synthesis place-and-route PnR STA Power Analysis Perl TCL Digital Circuits floor-planning Timing Budgeting Physical Integration Verification PPA Memory Macros Library Standard Cells +11 more Show less

RTL-to-GDS Logic Synthesis Place-and-Route PnR STA Power Analysis floor-planning Digital Circuits Perl TCL Timing Budgeting Pin-placement PPA Memory Macros Standard Cells +10 more Show less

CPU Design micro-architecture Logic Design Physical Design Verilog VHDL C C++ Python Perl Formal Verification Silicon Validation Synthesis Design Verification Computer Architecture Waveform Debugging +11 more Show less

CPU Design micro-architecture Logic Design C C++ Python Perl Verilog VHDL Synthesis Design Verification Formal Verification Silicon Validation Emulation Computer Architecture Physical Design +11 more Show less

STA TCL Perl Python PrimeTime Tempus ICC2 Innovus RTL GDS Spice Signal Integrity Layout Parasitic Extraction CTS AOCV POCV +11 more Show less

Physical Design SPICE RTL Circuit Design Standard Cell Optimization PLL Jitter Analysis RC Delay Device Physics Chip Physical Design Deep Submicron Process +6 more Show less

Place and Route Physical Verification DRC LVS STA EMIR Python Perl Tcl CMOS Layout Design GenAI Chip Integration Signoff Closure +9 more Show less