CPU Physical Design Methodology and Optimization Engineer

Apple Inc

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$184,700–$324,800 / yr
Posted
149 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $208k
This role $255k
$142k most similar roles pay here $344k

This role pays more than 90% of similar roles. Most pay $176,200–$240,000 — the shaded band above. At the midpoint, this role pays about $255k versus about $208k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Physical Design Methodology and Optimization Engineer

As a CPU Physical Design Methodology and Optimization Engineer, you will join an innovative CPU design team to solve complex problems within the physical design methodology and optimization space. You will work closely with CAD and design teams to engineer new flows and algorithms specifically aimed at improving Power, Performance, and Area for industry-leading CPU designs. Your daily responsibilities include performing detailed analysis across partitions to identify optimization opportunities and developing specialized flow improvements to enhance performance and efficiency. This role involves cross-functional collaboration with STA, library, technology, and post-silicon teams. You will utilize Python, TCL, or Perl to write algorithms and code for PPA extraction while navigating challenges related to deep sub-micron technology. The work focuses on the technical optimization of high-performance, low-power silicon designs within the CPU domain.

What you'll do

  • Engineer new flows and algorithms to improve Power, Performance, and Area (PPA) of CPU designs.
  • Perform detailed analysis across partitions to identify specific optimization opportunities.
  • Develop new physical design focused flows to enhance CPU performance and efficiency.
  • Collaborate with CAD, STA, library, and technology teams to optimize physical design processes.
  • Apply machine learning techniques within the silicon design space.
  • Write algorithms and code to extract PPA metrics during the physical design phase.
  • Lead physical design methodology and optimization techniques across various partitions.

What we're looking for

  • Minimum BS degree and 10+ years of relevant industry experience.
  • Experience in digital circuits, timing/power concepts, and logic design.
  • Proficiency in scripting with TCL or Perl.
  • Strong fundamentals in high-performance and low-power physical design techniques.
  • Experience using industry-standard synthesis, PnR, and STA tools.
  • Ability to write algorithms and code to extract Power, Performance, and Area during physical design.
  • Understanding of challenges related to latest deep sub-micron technology.
  • Excellent communication and interpersonal skills.

More like this

Similar roles

CPU Physical Electrical Analysis Engineer

Apple Inc

Beaverton, OR 149 days ago
EMIR SIGEM Power Grid Design PNR STA TCL Python C++ Perl Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Data Analysis Computer Architecture RISC Pipelines
10+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 156 days ago $184,700$324,800
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Signoff Flows Power Delivery Interconnects
10+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 155 days ago
Physical Design SoC PPA Python Tcl Spice Static Timing Analysis Parasitic Extraction Circuit Design Machine Learning Data Science Signoff Flows Power Delivery Interconnects
3+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 156 days ago
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Power Delivery Signoff Flows Interconnects
10+ yrs exp

CPU Physical Electrical Analysis Engineer

Apple Inc

Santa Clara, CA 148 days ago $150,400$277,600
EMIR SIGEM Reliability PNR STA TCL Python Perl C++ Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Computer Architecture RISC Pipelines
3+ yrs exp