Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

3 of up to 20 (filtered)

Senior Design Verification Engineer

Amd

Santa Clara, CA +1 46 days ago $141,760–$212,640
Actively hiring Confirmed live today High trust Below market
SystemVerilog UVM VCS Verdi DVE Python Tcl Perl Shell PCIe Ethernet DDR AXI DMA FPGA HAPS UPF C/C++ Make Formal Verification
Hybrid

Senior Design Verification Engineer

Amd

Santa Clara, CA 117 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
C++ SystemVerilog UVM Python Verilog RTL Design Verification Scripting Perl AI-driven development Testbench Infrastructure Coverage Closure

Senior Design Verification Engineer

Amd

Santa Clara, CA 140 days ago $141,760–$212,640
Actively hiring Confirmed live today Trusted Below market
SystemVerilog UVM VCS Verdi DVE Python Tcl Perl Shell PCIe Ethernet DDR AXI DMA FPGA HAPS UPF C/C++ Make Formal Verification