Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: ASIC Design Engineer Remove filter Location: Beaverton Remove filter Clear all

5 of up to 20 (filtered)

ASIC Design Engineer

Apple Inc

Beaverton, OR 53 days ago
Actively hiring Verified listing
Verilog Python Perl TCL Kubernetes CI/CD Docker Git JIRA Confluence PostgreSQL Mentor Graphics Calibre Synopsys DC Cadence Genus VCS Simulator ModelSim
Save

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 53 days ago
Actively hiring Verified listing
SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping high-speed I/O design power optimization
Save

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 53 days ago
Actively hiring Verified listing
SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping
Save

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 53 days ago
Actively hiring Verified listing
SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping custom ASIC design
Save