Browse tech roles

SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization CDC RDC Formal Verification Simulation Micro-architecture +6 more Show less

Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces +9 more Show less

SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization PCIe FPGA Prototyping CDC RDC LINT LEC High-speed I/O Formal Verification +9 more Show less

SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization Formal Verification High-speed I/O PCIe FPGA Prototyping CDC RDC LINT LEC Low-power Design +10 more Show less