Verification Engineer Intern

Snap Inc.

Actively hiring Posted today Verified listing
CA · Eindhoven, Netherlands Posted today
Job Posting Log in to save

Market check

Salary context

How this pay compares to similar roles

Similar $155k
$107k most similar roles pay here $195k

This listing doesn't post a salary. Most similar roles pay $133,375–$177,250.

Based on 240 similar postings.

Employer

About Snap Inc.

Snap Inc. is a technology and camera company, best known for Snapchat, offering visual communication, augmented reality, and advertising products.

Snap Inc. currently has 55 open roles on FindRole.

Listed pay typically runs $209,000–$313,000 across 39 roles with salary data.

Most-posted roles

View all roles at Snap Inc.

At a glance

TL;DR

Join the Wearables Compute Group as a Computer/Electrical Engineering Intern for a 13-week program, focusing on verifying custom System on Chip (SoC) designs to ensure high-quality products. You will work on challenging technical projects, implement state-of-the-art verification practices like AI-driven tests and regression automation, and collaborate closely with international teams of engineers. Essential skills include strong computer science fundamentals in ASIC design/verification, problem-solving abilities, and the capacity to learn new verification engineering techniques. Preferred qualifications involve experience with UVM/SystemVerilog, scripting languages such as C and Python, familiarity with EDA tools like Synopsys or Cadence, and a passion for continuous learning and improvement.

Skills

SystemVerilog UVM Python C AI-assisted coding tools RTL code EDA vendor tools Synopsys Cadence Mentor

What you'll do

  • Verify custom-developed System on Chip (SoC) for product quality.
  • Implement state-of-the-art verification practices, including AI-driven tests and regression automation.
  • Research and apply new verification engineering skills throughout the internship.
  • Work on technical projects that align with business and product needs.
  • Collaborate closely with mentor and teammates to complete internship project.

What we're looking for

  • Strong background in computer science or electrical engineering fundamentals for ASIC design/verification.
  • Experience with verification methodologies and processes, such as UVM/SystemVerilog.
  • Proficiency in scripting languages like C, Python, and relevant SoC technologies.
  • Ability to read and understand RTL code (SystemVerilog, Verilog, VHDL).
  • Familiarity with AI-assisted coding tools and EDA vendor tools (Synopsys, Cadence, Mentor).

More like this

Similar roles

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA 15 days ago $136,000–$218,500
Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence
Hybrid
Save

System Verification Engineer

Nvidia

Santa Clara, CA 45 days ago $136,000–$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation
Save

Senior System Verification Engineer

Nvidia

Santa Clara, CA 146 days ago $168,000–$264,500
C C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink IB Ethernet I2C I3C SPI UART Zebu_emulation
Save

Senior Verification Engineer - Hardware

Nvidia

Santa Clara, CA 52 days ago $168,000–$264,500
C C++ SystemVerilog UVM Perl Python Verilog VHDL Kubernetes Docker CI/CD Git Jenkins GitHub SV Assertions Coverage Tools Power Estimation Tools SpeedBridges
Save

Design Verification Engineer

Broadcom

Broomfield, CO 44 days ago $108,000–$172,800
SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent
Save