Senior Verification Engineer - Hardware

Nvidia

Actively hiring
Us, Ca, Santa Clara, US Posted 45 days ago $168,000$264,500 / year

At a glance

AI generated

TL;DR

Join NVIDIA's Emulation division as a Verification Engineer, contributing to groundbreaking technology that has revolutionized parallel computing and modern computer graphics. You will support multiple emulation environments using advanced techniques such as C/C++ DPI Transactors, SV assertions, coverage analysis, power estimation, SpeedBridges, and accelerated UVM testbenches. Responsibilities include bringing up SOCs on emulation platforms, troubleshooting SoC/Processor test failures, and collaborating with cross-functional teams including Design, DV, Power, Silicon Validation, Performance, and Software. You will work closely with emulation vendors to debug issues using various tools. Ideal candidates have a Master’s degree or equivalent experience in Electrical Engineering, Computer Science, or related fields, along with 3+ years of relevant industry experience. Proficiency in Verilog/VHDL, C/C++, SystemVerilog, and UVM verification environments is essential, as well as familiarity with hierarchical design approaches and SoC/system-level verification techniques.

Skills

C C++ SystemVerilog UVM Perl Python Verilog VHDL Kubernetes Docker CI/CD Git Jenkins GitHub SV Assertions Coverage Tools Power Estimation Tools SpeedBridges

What you'll do

  • Support multiple emulation environments using advanced techniques like C/C++ DPI Transactors and SV assertions.
  • Root cause SOC/Processor test failures and resolve emulator environment issues during bring-up.
  • Collaborate with Design, DV, Power, Silicon Validation, Performance, and Software teams on projects.
  • Lead emulation vendors in debugging issues through various tools and methodologies.
  • Develop accelerated UVM testbenches and integrate coverage metrics for thorough verification.

What we're looking for

  • M.S. or equivalent experience in Electrical Engineering, Computer Science, or related field.
  • 3+ years of proven experience in verification engineering.
  • Proficiency in Verilog/VHDL, C/C++, and SystemVerilog.
  • Experience with UVM verification environments and scripting in Perl, Python, and C/C++.
  • Familiarity with hierarchical design approach, top-down design, SoC, and system level verification.

Market check

Salary context

This $168,000–$264,500 range sits above 85% of similar postings on FindRole.

Peer median band

$135,900$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$142,400$203,200

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 802 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 798 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 139 days ago $168,000$264,500
C C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink IB Ethernet I2C I3C SPI UART Zebu_emulation

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 139 days ago $136,000$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote

System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 38 days ago $136,000$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation

Hardware Validation Engineer

Nvidia

Us, Ca, Santa Clara, US 31 days ago $168,000$264,500
PCIE chip-to-chip interconnects BER system integration testing speed char noise char feature tuning electrical validation thermal power controller tuning PVT testing HTOL SLT PCB design layout Data Center topologies hosts switches retimers end points computer architecture high speed interfaces timing analysis process variations statistical error rates power analysis

Senior SoC Verification Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 128 days ago $168,000$264,500
SystemVerilog UVM Python Perl RTL simulation Hardware emulation FPGA prototyping C-model verification Verification IP Reusable verification components EDA tools CI/CD