STA Engineer

Apple Inc

Confirmed live yesterday Low trust

Quick summary

Work type
On-site
Location
Cupertino, CA
Salary
$150,400–$277,600 / yr
Posted
144 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $158k
This role $214k
$109k most similar roles pay here $296k

This role pays more than 89% of similar roles. Most pay $129,243–$186,900 — the shaded band above. At the midpoint, this role pays about $214k versus about $158k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · STA Engineer

Role Posting Log in to save

STA Engineer will join the hardware team to lead edge IP development and coordinate with multiple SOC teams. The role involves ownership of full chip and block level timing closure throughout the project lifecycle, including developing and maintaining methodology and flows for timing verification and closure. Responsibilities include generating block and full chip timing constraints while collaborating with multi-functional teams to resolve complex timing issues for major building blocks of complex SoCs. This position focuses on Apple SoC chips in deep sub-micron technologies targeted for high end mobile applications. Required skills include proficiency in TCL and Perl scripting, strong digital design fundamentals, and familiarity with ASIC design timing concepts. Experience with Primetime, Synthesis, Logic equivalence checks, and Synopsys GCA is desired to address signal integrity and process variation issues.

Skills

STA ASIC Design Timing Closure TCL Perl Primetime Synthesis Logic Equivalence Check Synopsys GCA Constraint Analysis Signal Integrity Digital Design SOC Design

What you'll do

  • Own full chip and block level timing closure throughout the entire project lifecycle.
  • Develop and maintain methodologies and flows related to timing verification and closure.
  • Generate block and full chip timing constraints for high-end mobile SoC designs.
  • Resolve complex timing issues for major building blocks of complex SoCs.
  • Execute design and integration tasks for high quality IP deliverables.
  • Perform constraint analysis and debug using industry standard tools.
  • Utilize scripting languages like TCL and Perl to support timing verification workflows.

What we're looking for

  • Bachelor's Degree and 3 years of experience are required.
  • Strong fundamentals in digital design are required.
  • Proficiency in scripting languages such as TCL and Perl is preferred.
  • Familiarity with ASIC design timing concepts is preferred.
  • Experience with STA tools like Primetime is a plus.
  • Familiarity with front-end tools and methodologies including Synthesis and Logic equivalence checks is preferred.
  • Knowledge of timing corners, process variations, and signal integrity issues is a plus.
  • Ability to communicate effectively across all internal groups is required.

Related searches

More STA Engineer jobs STA Engineer jobs in Cupertino All jobs at Apple Inc

More like this

Similar roles

STA Engineer

Apple Inc

Cupertino, CA 144 days ago $184,700–$324,800
STA ASIC Design Timing Closure TCL Perl Primetime Synthesis Logic Equivalence Check Synopsys GCA Constraint Analysis Signal Integrity Digital Design SOC Design
10+ yrs exp
Save

STA Engineer

Apple Inc

Cupertino, CA 144 days ago $129,300–$194,700
STA ASIC Design Timing Closure TCL Python Perl Primetime Synthesis Logic Equivalence Check Digital Design SOC Design
Save

STA Engineer

Apple Inc

Austin, TX 144 days ago
STA ASIC Design Timing Closure TCL Perl Primetime Synthesis Logic Equivalence Check Synopsys GCA Constraint Analysis Digital Design Signal Integrity SOC Design
3+ yrs exp
Save

STA Engineer

Apple Inc

Austin, TX 144 days ago
STA ASIC Design Timing Closure TCL Perl Primetime Synopsys GCA Synthesis Logic Equivalence Check Constraint Analysis Digital Design Signal Integrity SOC Design
10+ yrs exp
Save

STA Engineer

Apple Inc

Austin, TX 144 days ago
STA ASIC Timing Closure TCL Python Perl Primetime Synthesis Logic Equivalence Check Digital Design SOC
Save

Design Engineer - STA

Broadcom

Fort Collins, CO 18 days ago $129,400–$207,000
STA VLSI ASIC Physical Design Synopsys PrimeTime Cadence Tempus TCL Python Ruby BASH SPICE CMOS Signal Integrity Timing Constraints RC Networks 3DIC SOIC
10+ yrs exp
Save