SoC UPF Methodology Engineer

Apple Inc

Confirmed live today Low trust

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 40 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $210k

$147k $281k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,287–$241,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC UPF Methodology Engineer

Role Posting Log in to save

The SoC UPF Methodology Engineer joins the Low Power group to develop capabilities for low-power chip design. This role focuses on enhancing Unified Power Format methodologies by refining power intent specification, execution, and validation for mobile SOCs. Key responsibilities include developing tailored UPF solutions, overseeing deployment and sign-off for frontend and place-and-route stages, and conducting power intent assessments on custom circuitry. The engineer will integrate AI/ML technologies to optimize workflows and troubleshoot challenges with design and verification teams. Required skills include expertise in UPF implementation, CMOS power design principles, and the RTL-to-GDSII design flow. Candidates should demonstrate proficiency in Python and Tcl scripting, along with experience using multi-voltage static verification tools such as VSILP, VCLP, and CLP to ensure rigorous verification across mobile products.

Skills

UPF Power Intent Python Tcl AI/ML Static Verification Dynamic Verification CMOS Power Design RTL-to-GDSII VSILP VCLP CLP place-and-route

What you'll do

Enhance power intent coverage using advanced static and dynamic verification techniques.
Develop tailored UPF solutions to meet specific project requirements.
Oversee UPF deployment and sign-off for frontend and place-and-route stages.
Conduct thorough power intent assessments on custom circuitry.
Troubleshoot and resolve UPF-related workflow challenges with design and verification teams.
Integrate AI/ML technologies to optimize UPF processes and methodologies.

What we're looking for

A bachelor's degree in a relevant field is required.
At least 10 years of relevant industry experience is required.
Expertise in UPF implementation and verification (preferred).
Proficiency in scripting with languages like Python and Tcl (preferred).
Understanding of CMOS power design principles (preferred).
Experience applying AI/ML to coding and workflow optimization (preferred).
Knowledge of multi-voltage static verification tools such as VSILP/VCLP or CLP (preferred).
Familiarity with the complete RTL-to-GDSII design flow (preferred).

Save