R&D Engineer IC Design

Broadcom

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Irvine, CABroomfield, CO
Salary
$150,800–$241,200 / yr
Employment
Full-time
Posted
38 days ago
Freshness
Confirmed live today
Closes
Feb 21, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $201k
This role $196k
$138k most similar roles pay here $265k

This role pays less than 54% of similar roles. Most pay $162,000–$240,550 — the shaded band above. At the midpoint, this role pays about $196k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 172 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 125 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · R&D Engineer IC Design

Role Posting Log in to save

The R&D Engineer IC Design role involves joining a team focused on developing leading-edge silicon technology for AI/ML networks, mobile content, and cloud mega data centers. The successful candidate will work with worldwide design and architecture teams to develop products in the area of Ethernet/IP switching for multi-scale data centers. Day-to-day responsibilities include designing complex IP blocks under accelerated schedules and managing all aspects of front-end design with a strong emphasis on design and Si debug. Required technical skills include RTL design, along with proficiency in Python or Perl as an advantage. Candidates must possess strong communication and documentation skills while functioning as self-starters and team players. The role addresses the specific technical challenge of creating high-performance switching infrastructure for large-scale data center environments using advanced integrated circuit design methodologies.

Skills

RTL Design Silicon Technology Ethernet IP Switching Python Perl Si Debug front end design AI/ML Data Centers

What you'll do

  • Design complex IP blocks for Ethernet/IP switching in multi-scale data centers.
  • Develop leadership silicon technology for AI/ML and cloud operators.
  • Execute all aspects of front-end design for new product lines.
  • Perform extensive silicon debug to ensure hardware functionality.
  • Create technical documentation for high-performance networking products.
  • Develop advanced silicon technologies for mobile content and mega data centers.

What we're looking for

  • A BSEE degree and 18+ years of industry experience in RTL design are required.
  • Experience using Python or Perl is preferred.
  • Strong communication and documentation skills are required.
  • Ability to design complex IP blocks on an accelerated schedule is required.
  • Must be a self-starter and a strong team player.

Related searches

More R&D Engineer IC Design jobs R&D Engineer IC Design jobs in Irvine All jobs at Broadcom

More like this

Similar roles

Physical IC Design Engineer

Broadcom

San Jose, CA 53 days ago
Physical Design RTL to Tape-out Synthesis Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools ASIC PCIe Machine Learning
10+ yrs exp
Save

R&D IC Design Engineer

Broadcom

Irvine, CA +1 35 days ago
Verilog VHDL RTL ASIC STA CDC Lint Synthesis Python Perl C Unix High-Level Synthesis DSP Ethernet OTN Silicon Debugging Design for Test Design for Manufacturing
10+ yrs exp
Save

R&D Engineer IC Design

Broadcom

San Jose, CA 151 days ago $108,000–$172,800
SystemVerilog UVM C RTL ATE Testbenches Networking Switch Design Design Verification
6+ yrs exp
Save

R&D Engineer IC Design

Broadcom

San Jose, CA 154 days ago $120,000–$192,000
SystemVerilog UVM C RTL ATE Testbenches Networking Switch Design Design Verification
6+ yrs exp
Save

R&D IC Design Engineer

Broadcom

Irvine, CA +1 31 days ago $121,900–$195,000
Physical Design GDSII Floorplanning PnR Timing Closure IR/EM Analysis Tcl Perl Python Low-power IC Design Physical Verification
8+ yrs exp
Save

R&D Engineer IC Design IV

Broadcom

San Jose, CA +1 92 days ago $121,900–$195,000
ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN
8+ yrs exp
Save