Design Engineer (Low Power)

Qualcomm

Actively hiring
Santa Clara, Ca,Us, US Posted 94 days ago $176,300–$264,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Senior Low Power Design Engineer on Qualcomm Atheros' Integrated Wireless Technology team, you will develop technical specifications and deliver detailed low-power micro-architecture designs for WiFi technology and SOC design. Your day-to-day responsibilities include working closely with the verification team to create verification plans and participating in debug phases throughout the full ASIC development process from RTL implementation through post-silicon bring-up. You will also conduct silicon power measurements, correlate power data, and use ARM IPs for full chip debug. Essential skills include experience in SoC low-power micro-architecture, Power Intent/Implementation, power optimization, and analysis tools. Preferred qualifications involve expertise with ARM IP-based full chip debug, PCIE/USB peripherals, CPU subsystem design, and multi-domain clocking protocols like AHB, APB, and AXI.

Skills

ARM SoC Design Low Power Micro-Architecture Power Intent/Implementation Power Optimization Power Estimation Silicon Debug AMBA AHB AMBA APB AXI PCIe USB RTL Implementation Verification Synthesis Timing Closure Emulation Post-Silicon Bring-Up ARM IPs

What you'll do

  • Develop technical specifications and detailed low-power micro-architecture from system requirements.
  • Implement RTL design and collaborate with verification team to create verification plans.
  • Own designs through full ASIC development process including synthesis and timing closure.
  • Conduct silicon power measurements and correlate power analysis post-silicon bring-up.
  • Debug full chip using ARM IPs and optimize for low power throughout the project lifecycle.

What we're looking for

  • 7+ years of experience in ASIC design.
  • Expertise in SoC low power micro-architecture and power optimization techniques.
  • Experience with ARM IP-based full chip debug and silicon bring up.
  • Proficiency in Power Intent/Implementation and multi-domain clocking.
  • Knowledge of AMBA bus protocols (AHB, APB) and preferred experience with AXI.

Market check

Salary context

This $176,300–$264,500 range sits above 87% of similar postings on FindRole.

Peer median band

$136,000–$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$142,450–$203,300

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Hardware Applications Engineer

Qualcomm

Santa Clara, Ca,Us, US 23 days ago $143,400–$215,000
SoC CPUs GPUs NPUs DSPs Power_architecture PDN_analysis SI/PI_fundamentals USB PCIe CSI DSI PCB_design Python Shell_scripting Linux RTOS Git JIRA Confluence

Hardware Engineer

Cisco

Remote (Usa-Milpitas, US) 23 days ago $135,800–$193,400
Cadence_Concept Allegro SoC CPU_architectures FPGA Oscilloscopes Logic_Analyzers Spectrum_Analyzers Networking_products Cross-functional_teams
Remote

Hardware Engineer

Cisco

Remote (Usa-Milpitas, US) 21 days ago $152,400–$221,800
I2C SPI PCI-e Hardware Design System Design Board Design Networking Hardware Compute Applications x86 Architecture Microntroller Cards Cost Optimization Performance Optimization Power Efficiency Hardware Validation Signal Integrity Automation Tools Testing Frameworks
Remote

Hardware (Power) Engineer

Cisco

Remote (Usa-San Jose, US) 22 days ago $135,800–$193,400
Python LTspice PSPICE Simplis Mathcad PowerDC SIWave Ansys HyperLynx LabVIEW C++ Cisco AllegroConceptDesigner
Remote

Staff Engineer - Power Management IC Design

Qualcomm

Santa Clara, Ca,Us, US 23 days ago $153,200–$229,800
Cadence ADE Spectre MATLAB Verilog SystemVerilog Simplis Power Electronics Control Theory Mixed-Signal Circuit Design High-Speed Circuits Electro-Migration Transistor Reliability Behavioral Modeling Analog Front Ends Multiphase Buck Controllers Precision References Mixed-Signal Verification Techniques

Senior Hardware Design Engineer

General Motors (GM)

Remote (Gm Global Technical Center - Cole Engineering Center Podium, US) 80 days ago
Mentor_Graphics schematic PCB_layout MathCad PSpice Saber Ethernet PCIe SerDes eFuse FET Thermal LiB DC_DC FMEA Preliminary_Hazard_Analyses embedded_software verification_and_validation high_speed_Communication_Buses Body_controls lighting_controls
Remote