Principal Circuit Design Engineer | Microsoft Careers

Microsoft

Actively hiring Verified listing
Redmond, WA Posted 9 days ago $142,800–$274,800 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Principal Circuit Design Engineer at Microsoft, you will join the Custom IP team, working closely with architects and technologists to develop innovative custom IPs that enhance power, performance, and area efficiency in Azure Cloud hardware. Your daily tasks include collaborating with SoC designers on Memory SRAM and Register file solutions, devising methodologies for statistical analysis, and developing scripting automation for design flows. You will also engage with process technology teams to optimize advanced processes and ensure high-quality IP collateral through rigorous quality assurance checks. The role requires expertise in SRAM/Register File design, timing/power/EMIR characterization, and experience with scripting languages like Python or Perl. Additionally, familiarity with AI applications in circuit design and the ability to communicate technical insights effectively are highly valued.

Skills

Python Perl TCL AI CI/CD Statistical_analysis DTCO EMIR_characterization SRAM_design Register_file_design Yield_and_reliability Layout_guidance

What you'll do

  • Develop Memory SRAM and Register file solutions to address complex PPA challenges.
  • Work with process technology teams to understand and utilize advanced DTCO techniques.
  • Create methodologies for statistical analysis of timing, power, and EMIR characterization.
  • Conduct quality assurance checks on IP collateral to ensure reliability.
  • Plan and execute post-silicon characterization for IPs on advanced testchips.

What we're looking for

  • Doctorate or Master's degree in Electrical/Computer Engineering with extensive technical experience (3+ years for PhD, 6+ for MS).
  • Experience in SRAM and Register File design, particularly in advanced process technologies.
  • Proficiency in timing, power, EMIR characterization, and statistical analysis methodologies.
  • Understanding of layout guidance and process technology DTCO techniques.
  • Scripting automation skills using PERL, Python, or TCL.
  • Ability to provide technical guidance and manage multiple SoC programs simultaneously.

Market check

Salary context

This $142,800–$274,800 range sits above 69% of similar postings on FindRole.

Peer median band

$140,000–$234,700

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$166,987–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 451 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 417 roles with salary data.

Most-posted roles

View all roles at Microsoft

More like this

Similar roles

Principal Design Engineer | Microsoft Careers

Microsoft

Redmond, WA, US 9 days ago $142,800–$274,800
Verilog SystemVerilog RTL Clock Domain Crossing (CDC) Lint Synthesis Timing constraints Power Performance Area (PPA) Post-Silicon Debug Fabric/Network On Chip Networking ASICs Complex Control Logic Die to die IP design CPU design Graphics core design Algorithmic designs for AI Script development

Hardware Systems Engineer | Microsoft Careers

Microsoft

US 60 days ago $100,600–$199,000
Python PowerShell C C++ Linux Windows PCIe memory_subsystems networking power_management SPEC Linpack AI/ML_workloads DevOps Azure CI/CD Docker Kubernetes

Senior Circuit Design Engineer

Nvidia

Us, Ca, Santa Clara, US 119 days ago $168,000–$264,500
Spice Python Perl Tcl Make RTL Logic Synthesis Verification Auto Place and Route STA PnR DRC LVS Power Gating Multi-Vt Post-Silicon Characterization Custom Circuit Design Semi-Custom Circuit Design

Senior Circuit Design Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 16 days ago $168,000–$264,500
Spice Perl Tcl Make RTL Logic Synthesis Verification Place and Route Design-for-test(DFT) Analog Circuit Design Mixed-Signal Analog Block Design Digital Circuit Design Security Attacks Detection Circuits EM/IR Analysis Static Timing Analysis Noise Analysis Loop Stability Analysis Monte-Carlo Analysis
Remote

Senior Circuit Design Engineer

Nvidia

Us, Ca, Santa Clara, US 10 days ago $136,000–$218,500
Perl Python Tcl Make SPICE Liberty models Deep Learning GPU Parallel Computing CI/CD