Principal Analog & CAD Engineer | Microsoft Careers

Microsoft

Quick summary

Work type
On-site
Location
Redmond, WA
Salary
$142,800–$274,800 / yr
Posted
2 days ago
Closes
Dec 9, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $192k
This role $209k
$127k most similar roles pay here $291k

This role pays more than 72% of similar roles. Most pay $169,625–$213,375 — the shaded band above. At the midpoint, this role pays about $209k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 1568 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 1397 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Principal Analog & CAD Engineer | Microsoft Careers

Apply Now Log in to save

As a Principal Analog & CAD Engineer in the Quantum 1st Party Hardware System-on-a-Chip team, you will lead the development of Microsoft’s quantum ASIC Foundry Interface and CAD Tool/Flow setup, interfacing with internal and external foundries to establish long-term partnerships. Your day-to-day responsibilities include auditing foundries, creating library Process-Development-Kits & CAD Flows for cryo temperatures, and engaging in complex analog design tasks such as developing cryo-CMOS components and layout solutions. You will work closely with cross-functional teams including architecture, quantum, verification, and physical design to ensure successful implementation and verification of designs. This role requires expertise in EDA tools from Cadence, Synopsys, and Siemens, proficiency in Python, Java, and C++, and a deep understanding of technology process nodes and custom requirements for silicon foundries.

Skills

Python Java C++ Cadence Synopsys Siemens SPICE EDA AI ML DFT DFM Analog Design Mixed-Signal Design CAD Flows PDKs Custom Libraries Silicon Foundries Cryo-CMOS

What you'll do

  • Audit external foundries to identify suitable partners for long-term engagement in Microsoft’s quantum/cryo silicon programs.
  • Define and develop design libraries and PDKs tailored for standard cells and analog designs at cryogenic temperatures.
  • Set up CAD tool flows for ASICs, collaborating with a centralized CAD infrastructure team.
  • Design cryo-CMOS components for analog circuits to meet specific performance criteria.
  • Identify and explore layout solutions for quantum/cryo-CMOS systems.

What we're looking for

  • 9+ years of technical engineering experience in electrical engineering or related field.
  • Experience setting up PDKs and analog CAD tool flows for cryo temperatures.
  • Understanding of technology process nodes and custom requirements with silicon foundries.
  • Setup and management of CAD flows using EDA tools from Cadence, Synopsys, and Siemens.
  • Proficient in complex analog design, SPICE model development, and Python coding.
  • Knowledge of DFT/DFM techniques and experience with AI/ML optimization.
  • Effective communication and collaboration skills for diverse teams.

Related searches

More Principal Analog & CAD Engineer jobs Principal Analog & CAD Engineer jobs in Redmond All jobs at Microsoft

More like this

Similar roles

Principal Electrical Engineer, Instrument Development | Microsoft Careers

Microsoft

WA 79 days ago $139,900–$274,800
Precision_analog_design Mixed_signal_design Signal_integrity Power_integrity Timing_clocking_distribution RF_microwave High_speed_digital_interfaces Modular_racks_chassis Test_planning Measurement_automation Failure_analysis EMC_EMI Firmware_FPGA_integration Driver_software_development CI/CD Documentation Cross_team_collaboration Mentorship
Save

Senior Quantum Analog Layout Engineer | Microsoft Careers

Microsoft

Redmond, WA 32 days ago $119,800–$234,700
Cadence Virtuoso EDA tools Synopsys Mentor Graphics Schematic-Driven Layout (SDL) Voltage-Controlled Oscillators (VCOs) charge pumps interpolators bandgap references Phase-Locked Loops (PLLs) Analog-to-Digital Converters (ADCs) Digital-to-Analog Converters (DACs) Low-Dropout Regulators (LDOs) Serializer/Deserializers (SerDes) common-centroid layout matching symmetrical layouts signal shielding dummy devices thermal-aware layouts Electromigration/IR-drop (EM/IR)
Save

| Microsoft Careers

Microsoft

US 16 days ago $142,800–$274,800
StarRC Pegasus PrimeTime Tempus Redhawk-SC Voltus Fusion Compiler Innovus TCL Python CI/CD Synopsys Cadence Azure
Save

| Microsoft Careers

Microsoft

US 25 days ago $142,800–$274,800
Verilog SystemVerilog RTL Clock Domain Crossing (CDC) Lint Synthesis Timing constraints Power Performance Area (PPA) Post-Silicon Debug Fabric/Network On Chip Networking ASICs Complex Control Logic Die to die IP design CPU design Graphics core design Algorithmic designs for AI Script development
Save

Principal Product Engineer | Microsoft Careers

Microsoft

US 19 days ago $142,800–$274,800
ATE DFT DFM V93K Power/TDP modeling Yield analysis DOE System validation Debugging Optimizing software Probability and statistics Cross-functional team management Supply chain management Vendor management Product Q&R Transistor theory High-performance computing AI GPUs CPUs
Save