| Microsoft Careers

Microsoft

Quick summary

Work type: On-site
Location: Redmond, WA
Salary: $102,100–$202,200 / yr
Posted: 20 days ago
Closes: Nov 23, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $177k

This role $152k

$90k most similar roles pay here $217k

This role pays less than 54% of similar roles. Most pay $149,800–$204,500 — the shaded band above. At the midpoint, this role pays about $152k versus about $177k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 1577 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 1405 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · | Microsoft Careers

Apply Now Log in to save

The Design Verification Engineer position within Microsoft’s Compute Silicon and Manufacturing Engineering (CSME) team involves contributing to the verification of moderately complex system-on-chip flows, developing verification agents, environments, and testbenches, and supporting verification throughout the product lifecycle. This role requires expertise in UVM/SV for agent and testbench development, proficiency in C/C++, and experience with CPU architecture or PCIe protocol and controller/PHY. The ideal candidate will have a Master’s Degree plus 1 year of relevant experience or a Bachelor’s Degree plus 2 years, along with strong communication skills to collaborate effectively on diverse teams. This role is integral to improving planning processes, quality, delivery, scale, and sustainability in Microsoft's cloud hardware manufacturing operations.

Skills

UVM SystemVerilog C++ CPU_architecture PCIe_protocol I/O_Virtualization

What you'll do

Contributes to verification of moderately complex flows at the system on chip (SoC).
Develops verification agents, environments, and testbenches.
Supports verification through the full product life cycle from definition to silicon.
Writes test plans, develops tests, debugs failures, and works towards coverage signoff.
Improves verification methodologies, processes, and tools.

What we're looking for

Master's degree in relevant field and 1+ year of technical engineering experience required.
Bachelor's degree in relevant field and 2+ years of technical engineering experience required.
Experience developing verification agents and testbenches using UVM/SV preferred.
Proficiency with C/C++ programming languages is desired.
Knowledge in CPU architecture, PCIe protocol, or I/O Virtualization beneficial.

Similar roles

Senior Design Verification Engineer | Microsoft Careers

Microsoft

US 5 days ago $119,800–$234,700

UVM SystemVerilog Python Coherent Hub Interface (CHI) PCIe CXL Universal Verification Methodology (UVM) System Verilog Test Bench (SVTB) generative AI Virtualization Security Interrupts Protocol Bridges

Save

| Microsoft Careers

Microsoft

US 27 days ago $119,800–$234,700

SystemVerilog UVM Python C/C++ VHDL Verilog Makefiles Agile Git CI/CD FPGA Hardware Emulation Embedded Systems Ruby Perl Docker Kubernetes

Save

| Microsoft Careers

Microsoft

US 29 days ago $142,800–$274,800

SystemVerilog UVM Python C/C++ VHDL Verilog Makefiles Agile Git FPGA Hardware Emulation CI/CD Ruby Perl

Save

Design Verification Engineer

Broadcom

Broomfield, CO +4 57 days ago $108,000–$172,800

SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent

Save

Design Verification Engineer

Apple Inc

Beaverton, OR 56 days ago

SystemVerilog UVM Python Perl TCL LLMs OOP PCIe USB DDR UPF Formal Verification Emulation Technologies

Save

Design Verification Engineer

Apple Inc

Cary, NC 56 days ago

SystemVerilog UVM Python Perl TCL LLMs OOP Simulators Waveform_viewer Build_and_run_automation Coverage_collection Gate_level_simulations UPF PCIe USB DDR Formal_verification_methodology Emulation_for_verification_technologies

Save