IC Design Engineer

Broadcom

Quick summary

Work type
On-site
Location
Fort Collins, COSan Jose, CA
Salary
$101,000–$162,000 / yr
Posted
4 days ago
Closes
Dec 21, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $184k
This role $132k
$87k most similar roles pay here $235k

This role pays less than 93% of similar roles. Most pay $153,100–$215,125 — the shaded band above. At the midpoint, this role pays about $132k versus about $184k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 98 open roles on FindRole.

Listed pay typically runs $120,000–$192,000 across 95 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · IC Design Engineer

Broadcom’s ASIC Products Division seeks a Design Automation Software Development Engineer at the senior level to join its Design For Test (DFT) team, focusing on developing SoC ASIC products. This role involves creating and deploying software tools and methodologies that automate design processes using languages like Bash, Perl, Ruby, Python, and TCL for scripting, alongside C++ for complex tool development. The engineer will debug issues related to IC design tools, provide training across multiple geographies, collaborate with EDA vendors, and document custom flows and internal tools. Essential skills include proficiency in digital logic design, Verilog HDL, and UNIX/Linux environments, along with strong problem-solving abilities and communication skills. Experience with Scan Test architecture and Streaming Scan Networks is beneficial for this role that addresses the intricate challenges of ASIC development at a global scale.

What you'll do

  • Develop and debug software tools using C++ and scripting languages like Bash, Perl, Python.
  • Automate design tool processes to enhance efficiency in ASIC development.
  • Resolve complex issues related to EDA tools and design flows for IC designers.
  • Provide global support and training on methodologies and custom tools to engineering teams.
  • Collaborate with EDA vendors to address and resolve software tool challenges.

What we're looking for

  • Proficient in Perl, Python, Ruby, Tcl, C++, and Unix/Linux scripting.
  • Experience developing and debugging software tools in a team environment.
  • Strong understanding of digital logic design and Verilog HDL.
  • Expertise in Scan Test architecture and implementation.
  • Problem-solving skills with attention to detail and effective communication.
  • Familiarity with UNIX/Linux environments, digital timing analysis, and revision control systems.

More like this

Similar roles

Principal IC Design Engineer

Broadcom

Broomfield, CO +1 37 days ago $127,100$203,400
Verilog VHDL SystemVerilog SOC architecture DRAM interface design Cloud based documentation Signal Integrity Physical implementation Timing closure Process variation HDL languages

IC CAD Engineer

Broadcom

Chandler, AZ +4 69 days ago $127,100$203,400
Calibre Virtuoso PERL TCL SKILL UNIX StarRC HSPICE QRC SPECTRE Cadence_Skill CI/CD EDA Python PostgreSQL

ASIC DFT Engineer

Broadcom

Fort Collins, CO 13 days ago $121,900$195,000
TCL PERL RUBY Python C++ Verilog IEEE1687 IJTAG ICL PDL TetraMax Fastscan ATE Serdes DDR PCIE ENET CXL I/O BIST Statistical Process Control

Physical IC Design Engineer

Broadcom

San Jose, CA 9 days ago $121,900$195,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

Physical IC Design Engineer

Broadcom

San Jose, CA 9 days ago $143,800$230,000
TCL PERL EDA Tools RF Verification RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

Hardware Design Engineer

Cisco

San Jose, CA 13 days ago $135,800$193,400
Allegro Python Perl LTspice Concept PCIe MDIO SPI I2C DDR4 DDR5 FPGAs CPLD Oscilloscopes VNAs Logic analyzers Signal integrity analysis Power delivery networks