Graphics System/Silicon Validation Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$169,500–$254,300 / yr
Posted
11 days ago
Freshness
Confirmed live yesterday
Closes
Mar 29, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $200k
This role $212k
$138k $267k
below market most similar roles pay here above market

This role pays more than 54% of similar roles. Most pay $177,237–$223,000 — the blue band above. At the midpoint, this role pays about $212k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 557 open roles on FindRole.

Listed pay typically runs $151,900–$222,500 across 535 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Graphics System/Silicon Validation Engineer

The Graphics System/Silicon Validation Engineer joins the Graphics Post-silicon team to support the commercialization of next-generation GPU chips. This role involves functional verification on system-level platforms, high-volume test screen solutions, and power and performance correlations. The engineer will debug low-level software and hardware issues, collaborate with production test and design teams, and provide solutions for functional failures. Key technical requirements include C/C++ programming, Perl/Python scripting for data analysis and test automation, and knowledge of ARM CPU architecture, AHB/AXI bus protocols, and GPU architecture. Candidates must also possess experience with VLSI design, mixed-signal IP validation, and lab equipment like logic analyzers and oscilloscopes. The work focuses on enabling high-performance, power-efficient GPUs for mobile and computing devices through rigorous silicon validation and chip bring-up.

What you'll do

  • Perform functional verification of GPU on system-level platforms and silicon.
  • Execute high-volume test screen solutions for next-generation chips.
  • Conduct power, performance, and thermal correlations on silicon.
  • Debug low-level software and hardware issues using lab equipment and trace platforms.
  • Program device drivers in C and develop test automations using Perl or Python.
  • Validate and debug mixed-signal IP during the silicon validation stage.
  • Provide technical solutions for functional failures to cross-functional engineering teams.

What we're looking for

  • Bachelor's degree and 4+ years of experience in Software, Hardware, or Systems Engineering.
  • Master's degree and 3+ years of experience in Software, Hardware, or Systems Engineering.
  • PhD and 2+ years of experience in Software, Hardware, or Systems Engineering.
  • 3+ years of related experience in Silicon Validation.
  • Experience in system validation on emulation platforms and on silicon with chip bring-up and debug.
  • Excellent C/C++ programming skills and excellent Perl/Python scripting skills.
  • Knowledge of ARM CPU architecture, AHB/AXI bus protocols, and GPU architecture.
  • Experience with lab equipment like logic analyzers and oscilloscopes, and the Lauterbach Trace32 debug platform.

More like this

Similar roles

SoC Power Validation Engineer

Qualcomm

San Diego, CA 24 days ago $121,800–$182,600
Python C JTAG Lauterbach Trace32 Kernel Debuggers RTL ASIC Vmin/Fmax Logic Analyzers Oscilloscopes Prompt Engineering Digital Design
2+ yrs exp

Silicon Validation Engineer

Nvidia

Santa Clara, CA 19 days ago
ASIC Validation Silicon Bring-up System-level Debug PVT STA Signal Integrity PCIe Firmware AI/ML LLM Telemetry Data-driven Workflows HPC Observability Systems
4+ yrs exp Hybrid

Silicon Validation Engineer

Apple Inc

San Francisco, CA 156 days ago $129,300–$225,300
DDR Silicon Validation Python Perl MATLAB FPGA JTAG SPI Signal Integrity Power Integrity Oscilloscope Logic Analyzer BERT ATE SoC Architecture Test Automation

Silicon Validation Engineer

Apple Inc

San Francisco, CA 24 days ago $184,700–$324,800
SerDes NRZ PAM CTLE DFE FFE CDR Oscilloscope BERT USB PCIe DisplayPort Signal Integrity Python ATE
10+ yrs exp

Silicon Validation Engineer

Apple Inc

San Francisco, CA 24 days ago $184,700–$324,800
DDR Memory Validation Signal Integrity Power Integrity Python Perl MATLAB FPGA JTAG SPI Oscilloscope Logic Analyzer BERT SoC Architecture ATE Mixed-Signal Data Analysis Scripting
10+ yrs exp

Silicon Validation Engineer

Apple Inc

San Francisco, CA 109 days ago $129,300–$225,300
SerDes NRZ PAM CTLE DFE FFE CDR Python USB PCIe DisplayPort Oscilloscope BERT Signal Integrity ATE PVT Mixed Signal SoC Lab Characterization