Graphics Design Verification Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
—
Posted
15 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $203k
$139k most similar roles pay here $259k

This listing doesn't post a salary. Most similar roles pay $177,050–$229,100.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Graphics Design Verification Engineer

As a Graphics Design Verification Engineer within the Silicon Technologies group, you will perform pre-silicon RTL verification of blocks in low power embedded graphics cores. You will be responsible for top-level verification for logic blocks in GPU designs, executing test plans, and developing top-level tests to validate chip level features. Your daily work involves porting legacy test bench components, maintaining regressions, implementing stimulus, analyzing coverage, and debugging simulation and silicon failures. To succeed, you must possess a strong computer architecture background, specifically in graphics, and proficiency in SystemVerilog, UVM, Verilog, C, C++, Perl, Shell scripting, and TCL. You will also utilize tools like IES, VCS, DVE, Verdi, and Perforce to ensure high confidence in testing coverage for next-generation, high-performance, power-efficient system-on-chip designs.

More like this

Similar roles

Graphics Design Verification Engineer

Apple Inc

Austin, TX 15 days ago
System Verilog UVM OVM Verilog HDL GPU Architecture RTL Verification Assertion Methodology Constrained Random Verification Code Coverage IES VCS DVE Verdi Perl Shell Scripting Makefiles TCL Perforce
3+ yrs exp

Graphics Design Verification Engineer

Apple Inc

Austin, TX 15 days ago
System Verilog UVM OVM Verilog HDL GPU Architecture RTL Verification Constrained Random Verification Assertion Methodology Code Coverage VCS IES DVE Verdi Perl Shell Scripting Makefiles TCL
10+ yrs exp

Graphics (GPU) Design Verification Engineer

Apple Inc

Austin, TX 15 days ago
System Verilog UVM OVM GPU Architecture SIMD Python Ruby Perl HDL Simulators VCS Verdi Functional Coverage Waveform Viewers Verification Methodology
10+ yrs exp