Formal Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Posted
15 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $205k
$140k most similar roles pay here $245k

This listing doesn't post a salary. Most similar roles pay $177,250–$233,050.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Formal Verification Engineer

As a Formal Verification Engineer within the Silicon Technologies group, you will contribute to the design and manufacturing of high-performance, power-efficient processors and system-on-chip architectures. You will perform complete formal verification for various design blocks and IPs, including CPU, Cellular, Connectivity, Audio, Image Processing, Neural Networks, Memory/DMA Controllers, Security IP, Interconnects, and Power management subsystems. Your daily responsibilities involve developing micro-architecture specifications with security engineers, creating comprehensive test plans for unique security requirements, proving properties of the design, and finding bugs to improve micro-architecture. You will build reusable formal models, develop verification code bases, and architect correct-by-construction methodologies. The role requires proficiency in scripting languages, debugging skills, and knowledge of hardware specifications while utilizing formal method technologies to model security attacks and ensure the robustness of complex designs.

More like this

Similar roles

Design Verification Engineer

Apple Inc

Austin, TX 111 days ago
UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware

Design Verification Engineer

Broadcom

San Jose, CA 105 days ago $143,800–$230,000
System Verilog UVM OVM C C++ SystemC Perl RTL Verification ASIC Design FPGA Emulators DSP Scripting
10+ yrs exp

Design Verification Engineer

Broadcom

San Jose, CA 105 days ago $143,800–$230,000
System Verilog UVM OVM C C++ Perl SystemC RTL Verification ASIC Design FPGA Emulators DSP Scripting