CPU Technology Feasibility Engineer

Apple Inc

Confirmed live today Low trust

Quick summary

Work type
On-site
Location
Beaverton, OR
Posted
136 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $212k
$141k $276k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,087–$246,200.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Technology Feasibility Engineer

The CPU Technology Feasibility Engineer joins the Silicon Engineering Group to work on CPU block-level implementation. This role focuses on technology evaluation during the early design phase, where the engineer conducts experiments and analysis on process technology within CPU physical design. Primary responsibilities include driving the RTL-to-GDS flow through synthesis and place-and-route for technology evaluation experiments. The engineer must analyze physical design results to maximize power, performance, and area benefits by identifying improvements in library design, PD tools, methodology, and RTL. Key skills required include experience with synthesis, PnR, and clock flow, along with a deep understanding of CPU microarchitecture, static timing, and critical path closure. The work involves solving technology-related issues to achieve high performance targets for new process technologies.

What you'll do

  • Conduct experiments and analysis on process technology during the early design phase.
  • Drive the RTL-to-GDS flow through synthesis and place-and-route for technology evaluation.
  • Analyze physical design results to identify improvements for maximizing PPA benefits.
  • Evaluate new process technologies to achieve high targets for performance, power, and area.
  • Identify improvements across technology, library/memory design, PD tools, methodology, and RTL.
  • Resolve technology-related issues and improve PPA in coordination with multi-functional engineering teams.

What we're looking for

  • Minimum BS degree and 10+ years of relevant industry experience.
  • Experience with synthesis, PnR, and clock flow, and PPA optimizations.
  • Implementation experience on high-performance CPU designs (preferred).
  • Deep understanding of process technology and its evaluation (preferred).
  • Deep understanding of power, performance, and area tradeoffs (preferred).
  • Deep knowledge of CPU microarchitecture, including common critical loops and low power implementation techniques (preferred).
  • Understanding of static timing and critical path closure techniques (preferred).

More like this

Similar roles

CPU Implementation Feasibility Engineer

Apple Inc

Austin, TX 77 days ago
VLSI RTL CPU Microarchitecture Physical Design Synthesis place-and-route Static Timing Analysis Power Analysis Logical Equivalence Checking Floor Planning Timing Analysis area tradeoffs
3+ yrs exp

CPU Implementation Feasibility Engineer

Apple Inc

Austin, TX 77 days ago
VLSI RTL CPU Microarchitecture Physical Design Synthesis place-and-route Static Timing Analysis Power Analysis Logical Equivalence Checking Floor Planning low-power design
10+ yrs exp

CPU Implementation Engineer

Apple Inc

Beaverton, OR 40 days ago
RTL Synthesis place-and-route PnR STA TCL Perl Logic Design Digital Circuits Physical Design Power Analysis floor-planning PPA Timing Budgeting Memory Macros Library Standard Cells
10+ yrs exp

CPU Implementation Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
RTL Synthesis PnR STA TCL Perl Logic Design Digital Circuits Power Analysis floor-planning PPA Timing Budgeting pin-placement Microarchitecture
3+ yrs exp