CPU Power Management Microarchitect/RTL Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $150,400–$277,600 / yr
Posted: 15 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $214k

This role $214k

$135k most similar roles pay here $293k

This role pays more than 54% of similar roles. Most pay $177,287–$250,062 — the shaded band above. At the midpoint, this role pays about $214k versus about $214k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Power Management Microarchitect/RTL Engineer

Role Posting Log in to save

The CPU Power Management Microarchitect/RTL Engineer joins the Silicon Engineering Group to develop and refine high-performance, low-power microprocessors. This role involves owning micro-architecture development from early exploration through detailed specification, while managing RTL design to meet specific power, performance, area, and timing goals. The engineer will collaborate with multi-functional teams on verification support using formal methods and simulation, perform performance correlation, and ensure physical design integrity regarding reliability and testability. Key technical requirements include proficiency in Verilog or VHDL, experience with simulators and waveform debugging, and knowledge of microprocessor architecture. Preferred skills include expertise in dynamic voltage and frequency scaling, thermal management, and power state definition, alongside programming experience in C, C++, Perl, or Python. The role focuses on solving complex challenges in CPU microarchitecture for advanced power integrity and management.