CPU Performance Engineer, Platform Architecture

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 7 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $200k

$140k $245k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $169,550–$231,150.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Performance Engineer, Platform Architecture

Role Posting Log in to save

The CPU Performance Engineer, Platform Architecture joins the CPU Platform Architecture team to drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. This role focuses on the memory subsystem, where the engineer will define and optimize CPU and cache micro-architecture. Daily responsibilities include identifying performance bottlenecks in single-threaded and multi-threaded workloads, evaluating design improvements, and assessing feasibility through modeling and RTL collaboration. The engineer will maintain and improve the simulation environment to enable data-driven decisions. Required skills include experience in CPU and SoC architecture, performance simulation environments, and object-oriented programming in C/C++. Proficiency in scripting languages like Perl or Python is also required. Technical competencies include knowledge of memory latency tolerance, prefetching, caching policies, SIMD, and vector architectures.

Skills

SoC Architecture C++ C Python Perl Performance Modeling RTL SIMD Memory Subsystem Prefetching Data Structures Algorithms Workload Analysis Performance Simulation

What you'll do

Identify performance bottlenecks in CPU and cache micro-architecture.
Evaluate and refine design ideas through performance and power modeling.
Assess the feasibility of micro-architecture and RTL designs with SoC designers.
Analyze single-threaded and multi-threaded workloads across various product categories.
Maintain and improve the CPU simulation environment to enable data-driven decisions.
Drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs.
Optimize memory subsystem components including prefetching and caching policies.

What we're looking for

Experience in CPU and SoC architecture and micro-architecture.
Experience with performance simulation environments.
Object-oriented programming experience in C/C++.
Experience in a scripting language such as Perl or Python.
Knowledge of memory latency tolerance techniques or other aspects of CPU memory subsystem (preferred).
10+ years of relevant industry experience (preferred).
MS or PhD in Electrical or Computer Engineering or Computer Science (preferred).

Save