CPU Performance Engineer, Platform Architecture

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 7 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $200k

$140k $245k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $169,550–$231,150.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Performance Engineer, Platform Architecture

Role Posting Log in to save

The CPU Performance Engineer, Platform Architecture joins the CPU Platform Architecture team to drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. This role focuses on the memory subsystem, where the engineer identifies performance bottlenecks and evaluates design improvements for CPU and cache micro-architecture. Day-to-day responsibilities include collaborating with SoC designers to assess feasibility through modeling, refining model correlation, and analyzing single-threaded and multi-threaded workloads across various product categories. The position requires expertise in CPU and SoC architecture, performance simulation environments, and object-oriented programming using C/C++. Candidates should also possess scripting skills in Perl or Python. Core technical competencies include knowledge of memory latency tolerance, prefetching, caching policies, SIMD, vector architectures, and common data structures and algorithms.

Skills

SoC Architecture C++ C Python Perl Performance Modeling RTL SIMD Prefetching Data Structures Algorithms Workload Analysis MP Performance

What you'll do

Identify performance bottlenecks in single-threaded and multi-threaded workloads across various product categories.
Evaluate and refine micro-architecture ideas for the CPU and memory subsystem.
Assess the feasibility of design ideas through modeling and model correlation.
Analyze memory latency tolerance techniques including prefetching and caching policies.
Maintain and improve the CPU performance simulation environment to enable data-driven decisions.
Seed new architectural ideas for next-generation iPhone, iPad, Mac, and server CPU designs.
Perform workload analysis to identify opportunities for performance improvements in existing and new products.

What we're looking for

Experience in CPU and SoC architecture and micro-architecture.
Experience with performance simulation environments.
Object-oriented programming experience in C/C++.
Experience in a scripting language such as Perl or Python.
Knowledge of memory latency tolerance techniques or other aspects of CPU memory subsystem (preferred).
3+ years of relevant industry experience (preferred).
MS or PhD in Electrical or Computer Engineering or Computer Science (preferred).

Save