CPU Cache Microarchitect/RTL Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $184,700–$324,800 / yr
Posted: 15 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $216k

This role $255k

$142k most similar roles pay here $344k

This role pays more than 88% of similar roles. Most pay $181,000–$250,000 — the shaded band above. At the midpoint, this role pays about $255k versus about $216k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Cache Microarchitect/RTL Engineer

Role Posting Log in to save

The CPU Cache Microarchitect/RTL Engineer joins the Silicon Engineering Group to drive multi-level cache subsystem architecture and RTL development for multi-processor systems. This role involves micro-architecture development from high-level exploration through detailed specification, alongside RTL ownership focusing on power, performance, area, and timing goals. The engineer will perform performance exploration, support verification teams with test bench development and formal methods, and collaborate on physical design implementation. Key technical requirements include expertise in microprocessor architecture, logic design principles, Verilog or VHDL, and experience with simulators and waveform debugging. Preferred skills include knowledge of coherence protocols, interconnects, memory subsystem queuing, SRAM design, and power management strategies. The role also values proficiency in C, C++, Perl, or Python to solve complex problems within high-performance, low-power microprocessor designs for various mobile and desktop devices.