CPU Formal Verification Engineer

Qualcomm

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$167,100–$250,700 / yr
Posted
11 days ago
Closes
Nov 22, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k
This role $209k
$136k most similar roles pay here $263k

This role pays more than 74% of similar roles. Most pay $165,400–$215,065 — the shaded band above. At the midpoint, this role pays about $209k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 558 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 401 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Formal Verification Engineer

Join Qualcomm Technologies' world-class CPU design team as a Senior Formal Verification Engineer, where you will collaborate with top architects and engineers to develop the processors of tomorrow. Your primary responsibilities include working closely with the design team to establish verification plans and schedules, defining formal verification architecture, and building comprehensive sign-off environments for complex CPU components. You will deploy model-checking technology across various application areas, including property verification and architectural modeling. Ideal candidates possess a BA/BS in CS/EE with 8+ years of experience or an MS/PhD with 4+ years, along with expertise in formal methods, hardware description languages, and tools like Jaspergold, VC-Formal, ACL2, and HOL. Strong software engineering skills and domain knowledge in microprocessor architecture are highly valued.

What you'll do

  • Work with design teams to develop verification plans for complex CPU components.
  • Define formal verification architecture and build comprehensive sign-off environments.
  • Deploy model-checking technology for property verification in hardware designs.
  • Write assertions and modeling code in Hardware Description Languages (HDLs).
  • Prove correctness of architectural specifications using advanced formal methods.
  • Engage with cutting-edge application areas like floating-point math, security.

What we're looking for

  • BA/BS degree in CS/EE with 8+ years of experience in formal methods.
  • Strong background in model checking or theorem proving for complex systems.
  • Experience writing assertions and modeling code in Hardware Description Languages.
  • Familiarity with model checkers like Jaspergold, VC-Formal, ACL2, and HOL.
  • MS/PhD degree preferred with 4+ years of experience in formal methods application.
  • Domain knowledge in microprocessor architecture or related areas.
  • Strong software engineering skills and proficiency in automation tools.

More like this

Similar roles

CPU Verification Engineer (RISC-V)

Qualcomm

Santa Clara, CA 30 days ago $167,100$250,700
RISC-V Cache Coherence Memory ordering and Consistency Prefetching Branch Prediction Rename Speculative execution Address Translation Memory Management Random Instruction Sequencing Testbenches Transactors Assembly code Verification Methodologies Simulators Coverage collection Gate-level Simulation Waveform viewers Mixed signal Verification

CPU Software Architecture Staff Engineer

Qualcomm

San Diego, CA 4 days ago $134,800$202,200
C C++ ARM RISC-V RTOS J-TAG ICE Linux Kernel Driver Development Embedded Systems Multi-core CPUs Memory Consistency Coherency Virtualization Security Super Scalar Architectures Heterogeneous Compute Platforms SPI I2C PCIE CAN Ethernet USB UFS Clocks PLLs GPIO Interrupt Controllers GIC PLIC

System Verification Engineer

Nvidia

Santa Clara, CA 47 days ago $136,000$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation

Senior Staff Formal Verification Engineer

Qualcomm

San Diego, CA 145 days ago $195,200$325,000
Verilog SystemVerilog UVM Python Tcl Perl C++ Veloce Palladium ZeBu FPGA Xilinx Altera RTL Design Validation Post-Silicon Debug In-Circuit Emulation Simulation Acceleration

Verification Engineer

Broadcom

San Jose, CA 24 days ago $120,000$192,000
SystemVerilog UVM Python C/C++ ASIC verification flows block-level verification system-level verification formal verification methodologies firmware development embedded C PHY layers adaptation techniques CPU DDR bus protocols network protocols DSP design AI-assisted tools