Physical Design Engineer

Qualcomm

Actively hiring
San Diego, CA Posted 34 days ago $98,500–$147,700 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Senior ASIC Engineer at Qualcomm Technologies, you will join a dynamic team focused on developing high-performance, low-power semiconductor products. Your role involves defining and modeling IP blocks for SoCs, optimizing designs for performance and power efficiency, and verifying them through rigorous testing. You will use tools like RTL to GDS Flow and Virtuoso to execute complex design flows from architecture definition to implementation. Key responsibilities include collaborating with cross-functional teams to develop system-level requirements, creating detailed technical documentation, and evaluating the entire process flow from high-level design to verification. This position requires a Master's degree in Electrical/Electronic Engineering or related fields, along with extensive experience in ASIC design, verification methods, and scripting languages such as Python or Perl.

Skills

Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence

What you'll do

  • Define, model, and optimize IP (block/SoC) development for high-performance products.
  • Design digital and analog circuits based on system-level requirements.
  • Evaluate process flow from design to verification for efficiency and quality.
  • Utilize architecture and design tools to execute block/SoC implementation.
  • Write detailed technical documentation for EDA/IP/ASIC projects.
  • Collaborate with cross-functional teams to develop implementation strategies.

What we're looking for

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of ASIC design and verification experience.
  • Proficiency with architecture and design tools and scripting languages.
  • Experience in creating architectures and system simulations based on requirements.
  • Collaborative work across teams to develop implementation strategies.
  • Evaluates process flow from high-level design through verification.
  • Writes detailed technical documentation for EDA/IP/ASIC projects.

Market check

Salary context

This $98,500–$147,700 range sits above 18% of similar postings on FindRole.

Peer median band

$126,950–$210,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$136,416–$209,125

Middle half of comparable postings.

Based on 238 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Sr. Physical Design Engineer,

Qualcomm

Austin, Tx,Us, US 67 days ago $115,600–$173,400
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ Tcl Unix/Linux Cadence Synopsys Mentor Graphics ASIC Design Design Verification CI/CD Git

Staff, Physical Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 93 days ago $153,200–$229,800
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PT PowerAware ICC/Innovus Calibre Synopsys DC Cadence Genus ModelSim/QuestaSim Linux Git JIRA Confluence

Design Engineer

Ramp

Remote (New York City, New York, US) 110 days ago $172,000–$440,000
React TypeScript JavaScript HTML CSS Cursor Claude Code Figma LLMs Performance Accessibility Core Web Vitals Semantic HTML Modern CSS Design Systems Reusable Components Self-Serve Research Tools Interactive Prototypes High Visual Craft Interaction Craft
Remote

Mechanical Design Engineer

TSC

Washington, Dc - Naval Research Laboratory, US 12 days ago $112,000–$190,000
SolidWorks 3D CAD/CAM AutoCAD Pro/E Inventor ANSYS MATLAB FMEA DFM Six Sigma Machining Processes Additive Manufacturing CNC Machining Injection Molding Hand Tools Power Tools Precision Measurement Equipment Tolerance Analysis Material Selection Fasteners Manufacturing Methods CI/CD

Physical Design Engineer - DSP Team

Qualcomm

Austin, Tx,Us, US 52 days ago $164,000–$246,000
Synopsys_Fusion_Compiler Synopsys_ICC2 Cadence_Genus Cadence_Innovus Python Perl TCL Shell_Scripting Timing_Analysis Physical_Design Clock_Tree_Synthesis Power_Optimization Logic_Optimization ASIC_Physical_Design CI/CD

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 33 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development