Build System Lead, CPU Cores

Amd

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Fishkill, NY
Salary
$178,400–$267,600 / yr
Posted
11 days ago
Freshness
Confirmed live 2 days ago
Closes
Aug 31, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $211k
This role $223k
$151k most similar roles pay here $280k

This role pays more than 61% of similar roles. Most pay $177,875–$243,600 — the shaded band above. At the midpoint, this role pays about $223k versus about $211k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Build System Lead, CPU Cores

Build System Lead- CPU Cores will lead the transition from legacy build systems to modern hyperscale infrastructure to support next-generation products and Zen architecture. The role involves designing, developing, and optimizing scalable build infrastructure to reduce model build turnaround times while improving compute resource utilization through build caching and artifact reuse. You will manage LSF farm efficiency, establish best practices for continuous integration, and define long-term automation strategies in collaboration with silicon design, CAD, and software engineering teams. The position requires technical expertise in functional verification of microprocessor designs and experience with Verilog, SystemVerilog, Perl, and C/C++. Candidates must possess deep knowledge of build orchestration, distributed infrastructure, and semiconductor design workflows. This role solves the challenge of scaling engineering productivity within complex silicon development environments by modernizing large-scale software and hardware development pipelines.

What you'll do

  • Lead the design and optimization of scalable build infrastructure to reduce model turnaround times.
  • Drive organization-wide modernization of build systems to support Zen architecture and future CPU programs.
  • Improve compute resource utilization and LSF farm efficiency through caching and artifact reuse.
  • Architect and implement hyperscale build solutions for silicon design environments.
  • Provide technical leadership during the transition from legacy systems to next-generation architectures.
  • Partner with cross-functional teams to define long-term build and automation strategies.
  • Establish best practices, standards, and roadmaps for continuous integration and large-scale workflows.

What we're looking for

  • Bachelor's or Master's degree in Computer Science or Electrical Engineering.
  • Experience with Verilog, SystemVerilog HDL, Perl, and C/C++ programming.
  • Deep expertise in build systems, build orchestration, and large-scale software or silicon development environments.
  • Strong experience designing and operating distributed or hyperscale build infrastructure.
  • Experience with compute farm scheduling technologies such as LSF or similar workload management platforms.
  • Understanding of build caching, artifact management, dependency optimization, and build reproducibility techniques.
  • Experience supporting semiconductor design workflows, EDA environments, or chip development programs.
  • Proven ability to lead complex infrastructure transformation initiatives and collaborate across cross-functional teams.

More like this

Similar roles

CPU Core Architecture RTL Engineer

Amd

Fishkill, NY 11 days ago $200,000$300,000
RTL Verilog CPU Architecture Microarchitecture ASIC SoC x86 ARM Synthesis static timing *analysis DFT DFD Power Management Perl Shell Tcl Floorplan Tapeout

CPU Core RTL Design Engineer

Amd

Austin, TX 65 days ago $178,400$267,600
Verilog SystemVerilog RTL Design CPU Architecture ASIC SoC Logic Design Synthesis Timing Closure Python Tcl DFT Power Management Post-silicon Debug Place-and-Route
Hybrid

CPU System and Compute Die Architect

Qualcomm

Austin, TX +3 13 days ago $211,900$317,900
SoC Microarchitecture RTL NoC RAS DFx Firmware Logic Design Performance Monitoring Telemetry Timer Synchronization Memory Dump Scan-dump
8+ yrs exp

System Architecture Lead

Qualcomm

San Diego, CA 23 days ago $179,000$268,400
VR AR Wearable AI HW-SW Partitioning On-target Profiling Multimedia Systems
6+ yrs exp

System Performance Lead

Amd

Austin, TX 128 days ago $200,000$300,000
System Architecture C++ Python Perl Ruby Performance Modeling Power Management Technical Debug Validation Strategy SoC Data Collection Modeling Frameworks