ASIC Engineering Technical Leader (Onsite)

Cisco

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $210,600–$305,100 / yr
Posted: 3 days ago
Closes: Jun 26, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $191k

This role $258k

$134k most similar roles pay here $323k

This role pays more than 92% of similar roles. Most pay $158,400–$224,262 — the shaded band above. At the midpoint, this role pays about $258k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 134 open roles on FindRole.

Listed pay typically runs $168,800–$241,400 across 134 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineering Technical Leader (Onsite)

Apply Now Log in to save

As a Failure Analysis Engineer at Cisco in San Jose, California, you will join the Quality and Reliability group to perform critical failure analysis on ASIC products, collaborating closely with Product Test Engineering, Design Engineering, Quality Engineering, Assembly Engineering, and Foundry Engineering teams. Your daily tasks include conducting root cause analyses of silicon product reliability test and field failures, developing standard processes for failure analysis using various techniques like cross-sectioning, X-ray imaging, CSAM, TDR, FIB, SEM, TEM, IR/EMMI/OBIRCH, and SIL/LSM microscopy. You will also coordinate logistics with FA service vendors, document findings, and provide technical guidance on corrective actions. This role requires a Bachelor's degree in Electrical/Electronics Engineering or related field, 10+ years of semiconductor failure analysis experience, and expertise in interpreting results from advanced FA techniques.

Skills

X-ray CSAM TDR FIB SEM TEM IR EMMI OBIRCH SIL LSM ATE Scan/ATPG MBIST JEDEC Python MATLAB LabVIEW SolidWorks AutoCAD Excel PowerPoint

What you'll do

Conduct root cause failure analysis of silicon product reliability test and field failures.
Develop and implement standard processes for failure analysis using various techniques and equipment.
Coordinate logistics and instructions for the failure analysis process systematically.
Document and report failure analysis results to management effectively.
Serve as a technical resource for answering failure analysis questions.
Specify hardware and set up dynamic FA using SIL and LSM techniques.

What we're looking for

Bachelor's degree in Electrical/Electronics Engineering or related field required.
10+ years of experience in semiconductor failure analysis.
Expertise in interpreting results from FA techniques like cross section, X-ray, CSAM, TDR, FIB, SEM, TEM, IR/EMMI/OBIRCH.
Ability to specify and set up hardware for dynamic FA using SIL and LSM.
Proven track record of writing and executing failure analysis plans.

Similar roles

ASIC Design Engineer (Onsite)

Cisco

San Jose, CA 63 days ago $165,000–$241,400

Verilog SystemVerilog RTL ASIC timing closure power optimization clock gating simulation synthesis static timing analysis Tape-out 2.5D fanout technologies high-performance silicon heterogeneous system integration

Save

ASIC Engineering Technical Leader- DFT

Cisco

Remote (San Jose, CA) 84 days ago $210,600–$305,100

Jtag Scan BIST ATPG TestMax Tetramax Tessent PrimeTime VCS Gate level simulation P1687 Verilog System Verilog Logic Equivalency checking DFT CAD development Test Static Timing Analysis Post-silicon validation

Remote

Save

ASIC Engineering Technical Leader - DFT

Cisco

Remote (San Jose, CA) 63 days ago $183,800–$263,600

Jtag Scan BIST ATPG TestMax Tetramax Tessent PrimeTime VCS Gate level simulation P1687 Verilog System Verilog Logic Equivalency checking DFT CAD development Test Static Timing Analysis

Remote

Save

Hardware Engineering Technical Leader (onsite) - 2014270

Cisco

San Jose, CA 2 days ago $191,400–$281,400

SystemVerilog UVM C/C++ Python Test Readiness Reviews (TRRs) SerDes Advanced technology nodes Emulation platforms Hardware-software integration Parameter optimization Equipment metrology Yield enhancement Cross-functional collaboration Technical leadership Mentorship

Save

ASIC Design Engineering Technical Lead (Hybrid)

Cisco

San Jose, CA 63 days ago $183,800–$263,600

Verilog SystemVerilog RTL ASIC timing closure power optimization clock gating simulation synthesis static timing analysis

Hybrid

Save

ASIC Technical Leader- DFT

Cisco

Remote (San Jose, CA) 29 days ago $183,800–$263,600

Tcl Python Perl Verilog TestMax Tetramax Tessent JTAG ATPG PostgreSQL Git CI/CD Docker Kubernetes AWS GCP Azure SVN Mercurial

Remote

Save