Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

3 of up to 20 (filtered)

Senior RTL Design Engineer

SpaceX

Irvine, CA 113 days ago $165,000$260,000
Actively hiring Confirmed live 2 days ago Low trust Competitive pay
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators EDA Tools Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp

Senior RTL Design Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 113 days ago $175,000$280,000
Actively hiring Confirmed live 2 days ago Low trust Above market
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB HDL Simulators EDA Tools Timing Closure Synthesis Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp

Senior RTL Design Engineer

SpaceX

Redmond, WA 113 days ago $165,000$260,000
Actively hiring Confirmed live yesterday Low trust Competitive pay
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization
5+ yrs exp