Browse tech roles

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Cadence SKILL ASIC HBM DDR5 RF/Microwave Automation High-Performance Computing 5G +9 more Show less

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL HBM DDR5 RF/Microwave Layout Automation Process Development +8 more Show less

Python C++ AI LLMs Signal Integrity Power Delivery Parasitic Extraction IC Physical Design Data Structures Algorithms Object-Oriented Design Package Design Flow +7 more Show less

Cadence APD Siemens Xpedition Cadence Allegro SiP SI/PI DRC DFM ERC XtractIM PowerSI HFSS Q3D Calibre DDR PCIe UCIe S-parameters RLGC High-speed IO +14 more Show less

ASIC Package Design PCB Design SI/PI high‑speed signaling Power Delivery EDA Tools Python Perl TCL multi‑die systems Interposers Floorplanning stack‑up definition Pinout Optimization +9 more Show less

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL ASIC HBM DDR5 RF Microwave Layout Automation Manufacturability Reliability +11 more Show less

IC Package Design ASIC RFIC BGA SIP Power Integrity EM Simulation Cadence APD+ SIWave HFSS ADS Co-packaged Optics Substrate Design Tapeout Mixed Signal +10 more Show less