Browse tech roles

SystemVerilog UVM Python Perl C++ VHDL Verilog SystemC AI ML GenAI 4G/5G 3GPP Formal Verification Simulation Acceleration Unix/Linux Makefiles XML OOP HW/SW Co-Verification +15 more Show less

SystemVerilog UVM Python Perl C++ VHDL Verilog SystemC AI ML GenAI 4G/5G 3GPP Formal verification Simulation acceleration Unix/Linux Makefiles XML OOP HW/SW co-verification +15 more Show less

Python C C++ Verilog System Verilog Unix/Linux Shell scripting Makefiles XML RTL coding Synthesis Clock domain crossing Low power design Verification +9 more Show less

RTL SystemVerilog C/C++ SystemC Verilog Synthesis Lint Clock Domain Crossing Low Power Design Verification Wireless Modem ASICs DSP Communication Systems 4G/5G 3GPP Physical Layer Standards Generative AI ML Agentic-AI Automation Unix/Linux Shell Scripting Python Perl Makefiles XML +17 more Show less