Browse tech roles

RISC-V C/C++ Python gem5 ARM X86 Out-of-order execution Branch prediction Pipelines Speculation Cache coherence Memory systems Prefetching NUMA effects SIMD Vectors VME Compiler optimizations Hardware/software co-design Performance modeling RTL Architectural simulators Cycle-accurate simulation Trace-driven analysis Statistical modeling +20 more Show less

C++ Python Perl Linux Git CI/CD CPU Architecture Micro-Architecture Performance Modeling Simulation Tools X86 ARM PowerPC +8 more Show less

C C++ ARM assembly Linux RTOS zephyr RTOS ARMv8 ARMv9 RISC-V Open-Source development tools CI/CD +6 more Show less

C C++ Python Perl ARM RISC-V x86 Simulation environments Performance analysis tools Branch prediction Prefetching Pipeline optimization Datapath Memory hierarchy SIMD Vector architectures Compiler infrastructure Real-time operating systems Power-performance trade-offs System-level power management Low-power design techniques +16 more Show less

C Python ARM RISC-V x86 Perl SIMD branch_prediction pipeline_optimization memory_hierarchy embedded_ML_inference_engines real_time_operating_systems power_performance_trade_offs system_level_power_management low_power_design_techniques performance_simulation_environments CPU_microarchitecture +12 more Show less

Verilog VHDL Perl Python RTL Microarchitecture Instruction_fetch_and_decode Branch_prediction Out_of_order_execution Integer_and_floating_point_execution Load_store_execution Prefetching Cache_and_memory_subsystems Logic_design_principles Timing_and_power_implications Low_power_microarchitecture_techniques +11 more Show less