Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

8 of up to 20 (filtered)

Analog Design Lead, Custom Silicon Management

Apple Inc

Cupertino, CA 2 days ago $172,100$305,600
Actively hiring Posted this week Verified listing Above market
Analog MixedSignal IC_Design FPGA_Emulation Silicon_Validation Design_Methodology Verification Debugging Collaboration_Tools CI/CD Kubernetes Jenkins Git Python PostgreSQL

Analog Mixed Signal Power Management Design Engineer

Qualcomm

San Diego, CA 16 days ago $142,400$213,600
Actively hiring Competitive pay
Cadence ADE MATLAB SPICE Verilog VHDL CMOS BCD FinFET ASIC Buck/Boost switching regulators PLLs Data converters Audio amplifiers Sensor signal acquisition circuit Charge pumps Precision references Analog design automation

High Speed Analog and Mixed Signal PHY Design Engineer

Qualcomm

San Diego, CA 18 days ago $164,000$246,000
Actively hiring Above market
CADENCE SPICE MATLAB Verilog VHDL Python C++ Perl Tcl Git SVN JIRA Confluence Ansys RHEL Linux Windows PowerShell Spectre HSpice Calibre QuestaSim ModelSim SonarQube CI/CD

Analog Mixed-Signal IC Design Engineer

Qualcomm

San Diego, CA 18 days ago $142,400$213,600
Actively hiring Competitive pay
Cadence SPICE MATLAB Verilog VHDL Python PostgreSQL CI/CD Kubernetes AWS Docker Terraform Prometheus Grafana

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 18 days ago $115,600$173,400
Actively hiring Below market
Cadence_Virtuoso Python Matlab ASIC SerDes DDR PLL DAC ADC Sensors Design_for_Yield Signals_and_Systems Sampled_Domain_Signal_Processing

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 18 days ago $142,400$213,600
Actively hiring Competitive pay
Cadence_Virtuoso Matlab Python PLL RXAFE CTLE CDR DAC ADC Signals_and_Systems Sampled_Domain_Signal_Processing Design_for_Yield High_Speed_Serial_Links

Senior Manager, Serdes Analog Design

Samsung Semiconductor

San Jose, CA 24 days ago $189,000$301,000
Actively hiring Above market
Python Matlab Cadence Spectre Totem EMX USB PCIe UCIe CTLE DFE FFE PLL ADC DAC EDA CMOS

Senior Quantum Engineer, Cryo-CMOS Analog Circuit Design

Microsoft

Redmond, WA 40 days ago $119,800$234,700
Actively hiring Verified listing
Cadence_Virtuoso Verilog SystemVerilog Linux Analog_to_Digital_Converters Digital_to_Analog_Converters Phase_Locked_Loops RF_Components Cryogenic_Circuit_Design Low_Temperature_Measurements ASIC_Bring_Up Characterization Signal_Integrity_Considerations AI_Tools Python Scripting_Languages