Browse tech roles

SystemVerilog UVM OVM Python C++ Verilog VHDL SystemC Perl Linux Makefiles Formal Verification Generative AI 3GPP DSP RTL Design +11 more Show less

RTL Verilog System Verilog Python C C++ ASIC Low Power Design Synthesis Linux Perl Makefiles XML GenAI Computer Architecture Embedded Systems +11 more Show less

RTL Verilog SystemVerilog C++ SystemC Python Perl Linux DSP 3GPP 4G 5G Low Power Design Synthesis Generative AI Makefiles XML +12 more Show less

GenAI LLM SaaS Microservices Frontend Technologies Agile Automated Testing Data Integrity Code Quality System Design +5 more Show less