Browse tech roles

PnR RTL2GDS STA Physical Verification EMIR Sign-off Floorplanning Clock & Power Distribution Timing Closure Deep Submicron Technology SOC Design Power Optimization +7 more Show less

PnR Physical Design VLSI Verilog VHDL Python Perl TCL SPICE STA DRC LVS EMIR Redhawk Totem Voltus GDS2 Floor-planning Physical Synthesis +14 more Show less

Physical Design TCL Python Netlist to GDS PNR Voltage Drop Analysis STA Layout Verification DRC CAD Electrical Analysis +6 more Show less

Physical Design ASIC Integration TCL Python Place and Route Floorplanning Power Distribution STA Layout Verification Voltage Drop Analysis DRC Hard IP Integration CAD Electrical Analysis +9 more Show less

STA Timing Closure TCL Python Perl SPICE ECO Physical Design SoC Circuit Modeling OCV Crosstalk +7 more Show less