Browse tech roles

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Python Perl Tcl Cadence Xcelium Jasper Gold Verdi Virtuoso VManager Formal Verification VLSI +7 more Show less

SystemVerilog UVM Verilog ASIC Verification RTL Verification Python Perl FPGA Palladium Machine Learning AI Bluetooth UWB WLAN Zigbee AMBA Constrained Random Testing Functional Coverage +13 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

DFT Design Verification GPU SoC Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design Automation Scripts +9 more Show less

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures and Algorithms +11 more Show less

SystemVerilog UVM Python Perl C++ C Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures and Algorithms +12 more Show less

SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers OOP +10 more Show less

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Computer Architecture Digital Design Debug +6 more Show less