Browse tech roles

Hardware Architecture SoC x86 Signal Integrity Power Delivery Network Oscilloscope JBERT DDR4 LPDDR4 Ethernet C C++ Python Perl Linux Windows Server +11 more Show less

Schematic Capture Allegro LTspice Python Perl Signal Integrity High-Speed Serial Links Power Delivery Networks Root Cause Analysis RCA FA FPGA CPLD PCIe MDIO SPI I2C DDR4 DDR5 Oscilloscopes Logic Analyzers +16 more Show less

Verilog system Verilog UVM Python C++ Perl C Shell MySQL PHP Linux Unix Windows HDL Simulation Logic Design Oscilloscopes Logic Analyzers +13 more Show less

Verilog system Verilog UVM Python C++ C Perl Shell MySQL PHP Linux Unix Windows HDL Simulation Logic Design Oscilloscopes Multimeters +13 more Show less

x86 SoC Signal Integrity Power Delivery Network DDR4/5 LPDDR4/5 Ethernet Linux Windows Server C C++ Python Perl Oscilloscope JBERT Circuit Design root-cause analysis +12 more Show less