Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: PHY Design Verification Engineer Remove filter Location: San Francisco Remove filter Clear all

4 of up to 20 (filtered)

PHY Design Verification Engineer

Apple Inc

San Francisco, CA 6 days ago $129,300–$225,300
Actively hiring Confirmed live today Posted this week High trust Competitive pay
SystemVerilog UVM Verilog SystemVerilog Assertion ASIC Verification Python Perl Matlab FPGA Palladium Constrained Random Testing Functional Coverage Machine Learning AI Wireless Protocols Bluetooth UWB WLAN Zigbee
Save

PHY Design Verification Engineer

Apple Inc

San Francisco, CA 6 days ago $184,700–$324,800
Actively hiring Confirmed live today Posted this week High trust Above market
SystemVerilog UVM Verilog SystemVerilog Assertion ASIC Verification Python Shell Perl FPGA Palladium Matlab Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee
10+ yrs exp
Save

PHY Design Verification Engineer

Apple Inc

San Francisco, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee
10+ yrs exp
Save

PHY Design Verification Engineer

Apple Inc

San Francisco, CA 103 days ago $129,300–$225,300
Actively hiring Confirmed live today Low trust Competitive pay
SystemVerilog UVM Verilog SystemVerilog Assertion Python Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee
2+ yrs exp
Save