Verification & Validation Engineer

Flex (Flextronics)

Quick summary

Work type
On-site
Location
Fontana, CA
Salary
$82,200–$113,000 / yr
Posted
19 days ago
Closes
Jul 17, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $171k
This role $98k
$66k most similar roles pay here $230k

This role pays less than 97% of similar roles. Most pay $137,851–$204,500 — the shaded band above. At the midpoint, this role pays about $98k versus about $171k for comparable roles.

Based on 240 similar postings.

Employer

About Flex (Flextronics)

Flex (formerly Flextronics) is a global technology, supply chain, and manufacturing solutions provider helping companies design, build, and deliver products across industries. Industry: Electronics Manufacturing Services

Flex (Flextronics) currently has 9 open roles on FindRole.

Listed pay typically runs $126,500–$173,900 across 7 roles with salary data.

Most-posted roles

View all roles at Flex (Flextronics)

At a glance

TL;DR · Verification & Validation Engineer

Apply Now Log in to save

As a Verification & Validation Engineer reporting to the Director of Engineering, you will play a crucial role in ensuring that products meet design specifications and regulatory standards through comprehensive validation and verification activities. Your day-to-day responsibilities include developing test procedures, analyzing results, generating technical reports, and collaborating with design engineering, manufacturing, and quality teams to enhance production performance and manufacturability. You will need expertise in mechanical systems, proficiency in CAD software, and experience with validation methodologies such as root cause analysis. This role involves supporting product development through design reviews and continuous improvement activities while maintaining compliance with regulatory requirements and ensuring robust documentation practices.

Skills

CAD Microsoft Office Suite 5 Whys Fishbone Engineering Validation Methodologies Qualification Testing Root Cause Analysis Test Protocols Verification Matrices Validation Reports Engineering Change Documentation Design For Manufacturability (DFM) Design For Reliability (DFR)

What you'll do

  • Develop and execute verification and validation plans to confirm product performance.
  • Design test procedures and fixtures for mechanical systems and assemblies.
  • Perform various tests (functional, environmental, reliability) and analyze results.
  • Ensure traceability between requirements, test plans, and verification results.
  • Provide technical expertise on mechanical systems and support design reviews.
  • Assist in the improvement of test setups and mechanical test rigs.
  • Support process validation, first article inspections, and production qualification.

What we're looking for

  • Bachelor’s degree in Mechanical Engineering or related field.
  • At least 5 years of experience in validation, verification, product testing, process engineering, or quality engineering.
  • Strong understanding of mechanical systems and assemblies.
  • Experience developing and executing test plans and protocols.
  • Knowledge of engineering validation methodologies and qualification testing.
  • Familiarity with root cause analysis techniques.
  • Excellent verbal and written communication skills.

Related searches

More Verification & Validation Engineer jobs Verification & Validation Engineer jobs in Fontana All jobs at Flex (Flextronics)

More like this

Similar roles

System Verification Engineer

Nvidia

Santa Clara, CA 47 days ago $136,000–$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation
Save

Design Verification Engineer

Apple Inc

Beaverton, OR 45 days ago
SystemVerilog UVM Python Perl TCL LLMs OOP PCIe USB DDR UPF Formal Verification Emulation Technologies
Save

Design Verification Engineer

Apple Inc

Cary, NC 45 days ago
SystemVerilog UVM Python Perl TCL LLMs OOP Simulators Waveform_viewer Build_and_run_automation Coverage_collection Gate_level_simulations UPF PCIe USB DDR Formal_verification_methodology Emulation_for_verification_technologies
Save

Design Verification Engineer

Apple Inc

Melbourne, FL 45 days ago
SystemVerilog UVM Python Perl TCL LLMs PCIe USB DDR UPF Formal Verification Emulation Technologies
Save