Staff Design Verification Test Engineer

Anduril Industries

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Costa Mesa, CA
Salary: $191,000–$253,000 / yr
Posted: 30 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $189k

This role $222k

$126k most similar roles pay here $267k

This role pays more than 84% of similar roles. Most pay $163,000–$214,500 — the shaded band above. At the midpoint, this role pays about $222k versus about $189k for comparable roles.

Based on 240 similar postings.

Employer

About Anduril Industries

Anduril Industries is a defense technology company that builds advanced hardware and software systems for national security, including autonomous drones, surveillance systems, and the Lattice AI command platform.

Anduril Industries currently has 1697 open roles on FindRole.

Listed pay typically runs $146,000–$194,000 across 1504 roles with salary data.

Most-posted roles

View all roles at Anduril Industries

At a glance

TL;DR · Staff Design Verification Test Engineer

Role Posting Log in to save

As a Staff Design Verification Test Engineer on the Electronic Warfare team, you will own the end-to-end design verification test process for next-generation electronic warfare platforms transitioning from development to production. You will be responsible for authoring test strategies, defining verification plans, and establishing requirements for testability early in the design cycle. Your daily work involves building Verification Cross-Reference Matrices, analyzing data to establish production test limits, and leading EVT, DVT, and NPI builds on production-intent stations while triaging failures to root cause. The role requires expertise in RF and microwave measurement using spectrum analyzers, VNAs, signal generators, and power meters. You will also manage environmental and reliability verification including HALT/HASS and EMI/EMC testing to ensure product reliability for complex electronic warfare systems within a high-stakes defense technology environment.

Skills

RF Microwave Measurement VNAs Signal Generators Power Meters HALT HASS EMI EMC Vibration Qualification EVT NPI Test Automation

What you'll do

Own the end-to-end DVT process by authoring test strategies and verification plans for new EW products.
Establish requirements for testability early in the design cycle to improve manufacturability.
Build and maintain Verification Cross-Reference Matrices (VCRM) including measurement methods and pass/fail criteria.
Analyze DVT data to establish production test limits based on station measurement capabilities.
Lead EVT, DVT, and NPI builds on production-intent stations while triaging failures to root cause.
Close test escapes by incrementally improving test coverage during the transition to production.
Set design verification standards across EW programs and mentor engineers on measurement rigor.

What we're looking for

B.S. in Electrical Engineering, Physics, Computer Engineering, or a related engineering discipline.
12+ years of relevant industry experience in test, verification, or product engineering.
Experience owning design verification for a hardware product taken to production.
Demonstrated ownership of test strategy and test plan documentation via a VCRM or equivalent artifact.
Hands-on RF and microwave measurement experience with spectrum analyzers, VNAs, signal generators, and power meters.
Proven experience leading multi-disciplinary engineering teams to successful project completion.
Experience leading EVT/DVT/NPI builds on production-intent hardware including failure triage and coverage gap closure.
M.S. in Electrical Engineering or related field (preferred); Environmental/reliability verification; U.S. Secret or Top Secret clearance (preferred).

Similar roles

Senior Staff Design Verification Engineer

Amd

San Jose, CA 7 days ago $200,000–$300,000

DFT Verilog SystemVerilog ATPG Scan MBIST LBIST Boundary Scan UVM OVM RTL Design Static Timing Analysis Python Tcl Perl Shell Synopsys DFT Compiler TestMAX PrimeTime VCS Cadence tool s FPGA

Hybrid

Save

Senior Staff Engineer, Design Verification

Samsung Semiconductor

San Jose, CA 171 days ago $189,000–$301,000

UVM System Verilog C++ Python Perl RTL SoC FPGA Emulation AI Accelerators Computer Architecture Interconnect Networks Simulation

10+ yrs exp

Save

SOC Design Verification Engineer Staff

Qualcomm

San Diego, CA 53 days ago $140,000–$210,000

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC

4+ yrs exp

Save

SOC Design Verification Engineer Staff

Qualcomm

San Diego, CA 15 days ago $140,000–$210,000

ASIC RTL GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC

4+ yrs exp

Save

Design Verification Engineer

Apple Inc

San Diego, CA 149 days ago $122,700–$214,300

UVM System Verilog Python C++ C SVA coverage driven verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Automation

Save

Design Verification Engineer

Apple Inc

Sunnyvale, CA 149 days ago $129,300–$225,300

UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation

Save