Sr Hardware Test and Packaging Engineer

Cisco

Remote

Quick summary

Work type: Remote
Location: Carlsbad, CA
Salary: $134,300–$195,400 / yr
Posted: 32 days ago
Closes: Jul 3, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $178k

This role $165k

$125k most similar roles pay here $222k

This role pays less than 67% of similar roles. Most pay $153,100–$202,500 — the shaded band above. At the midpoint, this role pays about $165k versus about $178k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 174 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 174 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Sr Hardware Test and Packaging Engineer

Apply Now Log in to save

As a Hardware Test & Packaging Engineer at Cisco, you will join the Silicon Photonics Integrated Circuits platform team as a senior-level professional to develop and support high-volume automated optical assembly and test processes. Your daily responsibilities include analyzing data from manufacturing tools to improve efficiency, recommending process improvements for cycle time reduction, and designing complex electromechanical assemblies for automation. You will also collaborate with cross-functional teams to ensure successful project delivery and apply AI/ML for proactive problem resolution. The role requires experience in photonic test or assembly, knowledge of photonics and fiber optics, and proficiency in hardware/software automation tools. This position involves international travel to support global deployments and ensures high standards of reliability and quality in manufacturing processes.

Skills

Python SQL JMP Kubernetes Terraform AWS CI/CD AI ML Prometheus Grafana PostgreSQL Git Docker

What you'll do

Design and support high-volume automated optical assembly and test processes.
Analyze data from manufacturing tools to drive process improvements.
Recommend and implement cycle time reduction strategies for manufacturing systems.
Develop prototypes of complex electromechanical assemblies for automated tools.
Ensure successful integration of new platform technologies in production.

What we're looking for

Bachelor’s degree plus 8 years of related experience in photonic test or assembly.
Design and develop prototypes for complex electromechanical assemblies used in automated manufacturing tools.
Analyze data from automated packaging tools to improve high-volume manufacturing processes.
Implement process improvements focusing on cycle time reduction and system throughput optimization.
Collaborate with cross-functional teams including hardware, software, and manufacturing engineers.

Similar roles

Hardware Engineer

Cisco

Remote (Usa-Milpitas) 32 days ago $135,800–$193,400

Cadence_Concept Allegro SoC CPU_architectures FPGA Oscilloscopes Logic_Analyzers Spectrum_Analyzers Networking_products Cross-functional_teams

Remote

Save

Sr. Hardware Engineer

Leidos

OK 2 days ago $107,900–$195,050

CircuitDesign EmbeddedSystems SystemIntegration TestProcedures RootCauseAnalysis TechnicalDocumentation ConfigurationManagement FAAStandards AgileMethodology CybersecurityConsiderations LabEquipment HardwareSimulationTools NetworkingFundamentals

Save

Senior Hardware Test Engineer

Nvidia

Santa Clara, CA 2 days ago $132,000–$207,000

Linux Python Perl TCL Kubernetes Docker CI/CD Prometheus Grafana PostgreSQL AWS Git Jenkins

Save

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 2 days ago $160,000–$225,000

Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM Simulation Package Design Electrical Review Substrate Design RFIC ASIC Manufacturing Reviews

Save

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Austin, TX 2 days ago

Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Save

Staff IC Packaging Engineer

Qualcomm

San Diego, CA 25 days ago $154,000–$231,000

FCCSP FCBGA SiP/Modules RDL-based packages 2.5D/3D integration Design of Experiments Best Known Methods Process Control Plans DFM FMEA SPC/QC Reliability Testing Failure Analysis Flip Chip Wire Bond Substrate Technologies Wafer-Level Processes Laser Groove Technology Six Sigma

Save