Senior Silicon Power, Thermal Validation and Methodology Engineer

Nvidia

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$168,000–$264,500 / yr
Posted
17 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $193k
This role $216k
$132k most similar roles pay here $279k

This role pays more than 75% of similar roles. Most pay $170,000–$216,250 — the shaded band above. At the midpoint, this role pays about $216k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Silicon Power, Thermal Validation and Methodology Engineer

As a Senior Silicon Power, Thermal Validation and Methodology Engineer on the Silicon Design for Productization team, you will bridge the gap between power and thermal design and executable productization methodology. You will lead multi-functional teams to maintain clear power and thermal strategies while creating silicon test plans based on controller designs and architecture. Your daily work involves developing characterization processes, debug tools, fuse/firmware settings, and lab requirements. You will resolve complex silicon issues through structured hypotheses and measurement plans while building AI-enabled workflows to automate data analysis and report generation. The role requires expertise in post-silicon bring-up and validation of power and thermal features on sophisticated ASIC or SoC programs. You must navigate the intersection of architecture, workload behavior, silicon variation, firmware policy, and platform constraints to ensure performance, efficiency, and reliability across various product goals.

What you'll do

  • Lead multi-functional teams to execute the program’s power and thermal productization strategy.
  • Create methodology and silicon test plans based on controller designs and architecture requirements.
  • Resolve complex silicon issues through structured hypotheses, measurement plans, and root-cause analysis.
  • Develop new mitigation methods and reusable playbooks when existing methodologies do not fit specific problems.
  • Build AI-enabled workflows to automate data analysis, metric extraction, and report generation for faster time to market.
  • Serve as a technical owner for multi-functional decisions regarding feature bring-up and trade-offs.
  • Improve how the company characterizes, validates, and productizes power and thermal features across ASIC programs.

What we're looking for

  • BS or MS in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.
  • 8+ years of experience in post-silicon bring-up and validation of power and thermal features on ASIC or SoC programs.
  • Expertise in silicon behavior across architecture, firmware, validation, and platform interactions within the power and thermal domains.
  • Proven ability to create or improve characterization documents, debug tools, dashboards, and other technical artifacts.
  • Demonstrated ability to make trade-off decisions regarding power, thermal, performance, firmware, design, validation, and schedule constraints.
  • Experience building or applying AI-enabled workflows for silicon characterization or validation with measurable impact.
  • Experience developing technical power and thermal methodologies such as debug frameworks, validation standards, or characterization infrastructure.
  • Proficiency in silicon power measurement, energy-efficiency tuning, and analytics to improve bring-up and signoff workflows.

More like this

Similar roles

Senior Silicon Validation Engineer

Nvidia

Remote (Santa Clara, CA) +1 140 days ago $168,000$264,500
Silicon Validation post silicon bringup ASIC GPU Logic Analyzers Oscilloscopes Hardware Software High Performance Computing Deep Learning Characterization ATE Micro-architecture Verification
10+ yrs exp Remote

Principal Chip Lead

Nvidia

Santa Clara, CA 17 days ago $232,000$368,000
SoC ASIC HBM SerDes High-speed I/O Power and Thermal Packaging Post-silicon Bring-up Silicon Validation System Integration Co-design AI Tools
10+ yrs exp Hybrid

Silicon Design and Validation Engineer

Broadcom

San Jose, CA 144 days ago $120,000$192,000
ASIC Mixed-Signal SerDes TIA Data Converters Signal Integrity Power Integrity Matlab Python PDK RF Network Analyzers
6+ yrs exp

Senior Silicon Design Verification Engineer

Microsoft

Mountain View, CA 10 days ago $119,800$234,700
C C++ SystemVerilog Python Perl Ruby FPGA HAPS Xilinx JTAG Logic Analyzers Oscilloscopes UART AMBA AXI AHB APB SPI I2C I3C USB Assembly Linker Scripts Makefile
5+ yrs exp

Silicon Validation Engineer

Apple Inc

Cupertino, CA 8 days ago $174,149$225,300
SerDes Python RTL Signal Integrity PCIe USB Ethernet FPGA JTAG SPI Oscilloscopes BERT Vector Network Analyzer Machine Learning Data Visualization
5+ yrs exp

Senior CPU Power Analysis Engineer

Qualcomm

Austin, TX 49 days ago $122,500$183,700
Power Analysis RTL Design Synthesis Physical Design Python Tcl UPF CPF CPU Micro-architecture PTPX Joules
2+ yrs exp