Senior I/O Subsystem Architect

Nvidia

Hybrid Actively hiring Verified listing
Santa Clara, US Posted 10 days ago $224,000$356,500 / year

At a glance

AI generated

TL;DR

NVIDIA is seeking a Senior I/O Architect to join its NVLink chip-to-chip team, where you will define next-generation communications standards and products. This role involves researching and crafting architecture solutions for high-performance chip interconnects, optimizing for various factors including power efficiency and security. You will collaborate with design teams to establish interfaces between NVLink C2C blocks and other chip components, conduct architectural modeling and validation, and drive implementation across multiple engineering disciplines. The ideal candidate holds an MS or PhD in Electrical Engineering, Computer Science, or a related field, along with extensive experience in link layer architecture and industry-standard protocols like PCIE, UCIE, CHI/CXL/AXI. You will work closely with multi-functional teams to integrate interconnect technology into complex systems and evaluate technical solutions to meet evolving product requirements.

Skills

PCIe UCIE CXL AXI NVLink CHI SystemArchitecture TransactionLayer DataLinkLayer PhysicalLayer Firmware Verification Design

What you'll do

  • Research and design architecture solutions for chip-to-chip communication.
  • Define interfaces and data flows between NVLink C2C blocks and other chip components.
  • Model, validate, define, and document NVLink C2C architecture thoroughly.
  • Drive implementation across design, verification, firmware, and software teams.
  • Evaluate technical solutions to meet platform requirements for current and future products.

What we're looking for

  • MS or PhD in Electrical Engineering, Computer Science, or related field with 10+ years of experience.
  • Proven expertise in link layer architecture (transaction, data link, physical layers).
  • Extensive knowledge of industry-standard protocols like CHI/CXL/AXI and existing interconnects.
  • Ability to define system architecture with NVLink-C2C interconnects and SW stack integration.
  • Strong collaboration skills across multi-functional teams for technology development and integration.
  • Experience leading projects through the entire product lifecycle, including pathfinding and deployment.

Market check

Salary context

This $224,000–$356,500 range sits above 98% of similar postings on FindRole.

Peer median band

$152,000$234,700

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$159,303$235,750

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior Hardware SoC Architect

Nvidia

Us, Ca, Santa Clara, US 75 days ago $152,000$241,500
SystemC Python C++ Perl ASIC Verification Physical Design DFT Security VLSI CI/CD ISO26262 PLLs DLLs Signal Integrity Power Management Automotive Safety

Senior CPU Performance Architect

Nvidia

Us, Ca, Santa Clara, US 52 days ago $224,000$356,500
Python C++ ARM PyTorch NVIDIA GPU HPC AI DL CI/CD Linux Performance_Benchmarking CPU_Microarchitecture System_Architecture Simulator Multi_Core_Systems Interconnect_Architecture Performance_Optimization Benchmarking ISA

Senior/Staff System Architect

Qualcomm

Novi, Mi,Us, US 52 days ago $100,200$150,200
SysML MagicDraw Enterprise_Architect ISO26262 ISO21434 ISO21448 C++ Python SCRUM Kanban CI/CD

Senior Data Center System Architect

Nvidia

Us, Ca, Santa Clara, US 141 days ago $184,000$287,500
NVIDIA GPU AI HPC Datacenter Linux CI/CD Python C++ CUDA Docker Kubernetes AWS Azure Google Cloud Terraform Ansible Prometheus Grafana PostgreSQL MESOS Kafka

Senior SoC Performance Architect

Qualcomm

Santa Clara, Ca,Us, US 134 days ago $242,300$363,500
C++ Python Perl AMBA CHI AXI protocol LPDDR5 DDR5 PCIe CXL CCIX SoC performance modeling RTL development Pre-silicon testing Post-silicon debugging Performance analysis Power modeling