Senior Compiler Engineer, Smart Network Devices

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Santa Clara, CA
Employment: Full-time
Posted: 160 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $187k

$141k $245k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $151,231–$222,000.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Compiler Engineer, Smart Network Devices

Role Posting Log in to save

The Senior Compiler Engineer - Smart Network Devices joins the Compiler team to advance and develop programmable networks for datacenter scale deployments of Data Processing Units. This role involves implementing static and runtime optimizations by leveraging a deep understanding of compiler technologies and resource allocation. The engineer will develop proof-of-concept networking applications, guide their product incorporation, and collaborate with cross-functional teams to ensure an integrated technology strategy. Key requirements include expertise in compiler optimizations, code generation, and performance analysis. Candidates must possess excellent C/C++, Python, and software design skills, alongside knowledge of networking protocols, layers, and hardware design. The work focuses on bridging the hardware and software boundary to solve complex networking, storage, compute, and security service offloading problems within programmable processor architectures.

Skills

Compiler Technology C++ Python Compiler Optimizations Code Generation Networking Protocols Hardware Design Linux Networking Stack Performance Analysis Software Design Debugging Packet Processing Network Programming Open Source Static and Runtime Optimizations

What you'll do

Implement static and runtime optimizations using compiler technologies and resource allocation concepts.
Develop proof-of-concept implementations for networking applications.
Guide the incorporation of networking applications into company products.
Lead the advancement and development of programmable networks for DPU deployments.
Design and architect compiler frameworks to support hardware and software integration.
Perform performance analysis, code generation, and debugging for C/C++ and Python projects.
Stay current on developments in compiler technology, networking protocols, and hardware design.

What we're looking for

BS/MS in Computer Science or Computer Engineering or equivalent experience.
PhD strongly preferred.
5+ years of relevant work or research experience in performance analysis, compiler optimizations, and code generation.
Knowledge of network programming, network protocols, and layers.
Excellent C/C++ and Python programming abilities with software design, debugging, performance analysis, and test design skills.
Strong interpersonal skills and the ability to work in a dynamic, product-oriented team.
Experience working with open source compiler code bases (preferred).
Knowledge of Linux networking stack and hardware packet processing pipelines (preferred).

Save