Principal Memory Controller Architect | Microsoft Careers

Microsoft

Quick summary

Work type
On-site
Location
US
Salary
$165,600–$296,400 / yr
Posted
1 day ago
Closes
Dec 1, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $216k
This role $231k
$124k most similar roles pay here $315k

This role pays more than 74% of similar roles. Most pay $196,692–$235,000 — the shaded band above. At the midpoint, this role pays about $231k versus about $216k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 728 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 664 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Principal Memory Controller Architect | Microsoft Careers

Apply Now Log in to save

As the Principal Memory Controller Architect at Cobalt CPUs, you will join a dynamic team focused on developing cutting-edge custom silicon solutions for Microsoft’s cloud infrastructure. Your primary responsibilities include architecting and developing memory controllers to support advanced DDR technologies such as DDR5, LPDDR, and HBM, while collaborating with micro-architects, verification teams, and vendors to drive features into production. You will also work closely with the performance modeling team to optimize system-on-chip (SoC) designs for Azure workloads, ensuring high performance and efficiency across Microsoft’s cloud hardware ecosystem. This role requires expertise in memory technology roadmaps, SoC memory hierarchy, and emerging memory technologies, along with a strong background in electrical engineering or computer science, typically at the doctoral level with extensive industry experience.

Skills

DDR5 DDR6 LPDDR HBM CXL RDIMM MRDIMM LP-MRDIMM Verilog SystemC Python Perl Tcl UVM DVFlow CI/CD Jenkins GitHub Azure AWS

What you'll do

  • Architect and develop custom memory controllers supporting advanced DDR technologies.
  • Review memory technology roadmaps to integrate upcoming standards like DDR5, DDR6, LPDDR, HBM.
  • Collaborate with micro-architects, verification teams to drive new features into production.
  • Evaluate vendor IPs and recommend solutions for memory controller designs.
  • Work with performance modeling team to analyze SOC/platform Azure workload results.
  • Identify full stack optimization opportunities within the context of the overall memory hierarchy.

What we're looking for

  • Doctorate or Master's degree in relevant field with extensive technical engineering experience.
  • 1+ year(s) experience leading projects from beginning-to-end.
  • Delivered architecture/design/verification specs for multiple generations of Memory Controllers.
  • Familiarity with DDR JEDEC specifications and emerging memory technologies.
  • Experience in SoC memory hierarchy/architecture.

Related searches

More Principal Memory Controller Architect jobs All jobs at Microsoft

More like this

Similar roles

Principal Hardware Architect | Microsoft Careers

Microsoft

US 9 days ago $142,800–$274,800
PCIe CXL Gen7 Gen6 Gen5 IOMMU SR-IOV ATS RAS Power Management Security Architecture Performance Modeling System Software Firmware Design Verification Post-Silicon Validation Debugging Deployment Cross-Functional Collaboration
Save

Lead Memory Controller Micro-Architect

Samsung Electronics

Remote (Austin, TX) 51 days ago $221,700–$364,800
Verilog RTL design ASIC design flow Python Perl JEDEC standards DDR PHY AMBA AXI ACE AES ECC RAS LINT CDC ECO flows power analysis
Remote
Save

Principal Silicon Performance Architect | Microsoft Careers

Microsoft

US 36 days ago $163,000–$296,400
Python C++ Performance_Modeling Simulation_Infrastructure AI_Inference_Workloads Chip_Architecture_Analysis Memory_Systems Functional_Units Input_Output_Ctrlrs Profiling Bottleneck_Analysis Experimental_Design Microarchitecture_Tradeoffs AI_Inference_Software_Stack Compilers Runtimes Model_Serving_Systems Architectural_Simulators
Save

Careers

Qualcomm

San Diego, CA 4 days ago
C C++ RTL Verilog VHDL Synthesis Timing_Closure Physical_Design Gate_Level_Simulation Power_Analysis DDR_Controller_Architecture x86_Architecture ARM_Architecture
Save