PhD Research Intern, Electronic Design Automation

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
4 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $169k
$110k most similar roles pay here $230k

This listing doesn't post a salary. Most similar roles pay $121,574–$216,250.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 892 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 870 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · PhD Research Intern, Electronic Design Automation

PhD Research Intern, Electronic Design Automation - 2027 is a research internship focused on the intersection of AI, GPU computing, Formal Methods, and Electronic Design Automation. Working within research and product teams alongside circuits, VLSI, and architecture members, you will develop innovative EDA software and algorithms while applying Agentic AI, LLMs, Generative AI, and Reinforcement Learning to chip design workflows. The role involves researching GPU-accelerated optimization algorithms, physical design algorithms, and formal methods with the goal of publishing and presenting original research. Candidates should possess expertise in logic synthesis, physical design, timing, and signoff. Required skills include programming in Python, as well as C++ and CUDA for parallel programming. This position addresses the technical challenge of utilizing AI and GPU acceleration to transform and optimize complex chip design processes within the EDA domain.

What you'll do

  • Apply Agentic AI, LLMs, and Reinforcement Learning to chip design workflows.
  • Develop innovative EDA software and algorithms for hardware design.
  • Implement GPU acceleration techniques for optimization and physical design algorithms.
  • Conduct research on formal methods and verification techniques in the EDA space.
  • Prototype new solutions using Python, C++, and CUDA parallel programming.
  • Publish original research findings in leading EDA or AI conferences.
  • Present complex technical concepts to internal product and architecture teams.

What we're looking for

  • Pursuing a PhD in Electrical Engineering, Computer Engineering, Computer Science, or related fields.
  • Publications in leading EDA or AI conferences regarding AI for EDA, Formal Methods, or GPU-accelerated EDA.
  • Expertise in EDA algorithms including formal verification, logic synthesis, physical design, and timing/signoff.
  • Experience applying AI to impactful problems through publications and project work.
  • Excellent programming skills in rapid prototyping environments such as Python.
  • Proficiency in C++ and parallel programming (e.g., CUDA) is a plus.
  • Excellent written and verbal communication skills with experience presenting technical work.
  • Strong self-motivation, creativity, and ability to collaborate effectively within a research team.

More like this

Similar roles

Research Scientist, Electronic Design Automation

Nvidia

Santa Clara, CA 116 days ago $168,000–$264,500
Python PyTorch C++ CUDA Deep Learning Machine Learning EDA VLSI GPU Computing Reinforcement Learning Agentic AI ASIC Synthesis Physical Design Design Verification

PhD Research Intern, Hardware and Systems Architecture

Nvidia

Santa Clara, CA 10 days ago
C C++ Python Deep Learning Computer Architecture Distributed Systems Operating Systems Compilers LLM Training Inference Simulation Modeling Benchmarking AI/ML Systems System Software
1+ yrs exp

Physical Design and Timing Engineer Intern

Nvidia

Santa Clara, CA 5 days ago
Physical Design Static Timing Analysis (STA) Power Analysis Logic Synthesis Equivalence Checking Placement Routing Cadence Synopsys Python Perl Tcl Make AI/ML LLM RTL GDSII

FPGA Design Engineering Intern

Motorola Solutions

Schaumburg, IL 18 days ago
FPGA VHDL Verilog C Python Digital Design RF Oscilloscope Multimeter Bench-level testing Device Interface Specification