Mixed-Signal Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$122,700–$214,300 / yr
Posted
100 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $205k
This role $168k
$109k most similar roles pay here $248k

This role pays less than 78% of similar roles. Most pay $177,250–$233,662 — the shaded band above. At the midpoint, this role pays about $168k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Mixed-Signal Verification Engineer

The Mixed-Signal Verification Engineer joins the wireless silicon development team to ensure the functionality of RF and mixed-signal blocks and their interfaces within a wireless SoC. This role involves reviewing specifications, extracting features, defining verification plans, and developing top or block level testbenches within a UVM framework. The engineer will build and reuse monitors and checkers for specific blocks, debug failures, manage bug tracking, and automate flows using scripts while incorporating novel ideas like AI to improve methodology. Required skills include expertise in SystemVerilog, Verilog, and the UVM methodology. Preferred technical proficiencies include Python, Matlab, UPF, Virtuoso Composer, ADE, and HED. The role focuses on solving complex integration challenges between analog, RF, and digital systems to achieve silicon-correct functionality for high-performance wireless products.

More like this

Similar roles

Wireless Radio Verification Engineer

Apple Inc

Irvine, CA 14 days ago $175,000–$308,500
SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Python Functional Coverage Assertion-Based Verification PLL DAC ADC Digital Design Verification Planning Scripting
10+ yrs exp

Wireless Radio Verification Engineer

Apple Inc

San Diego, CA 14 days ago $175,000–$308,500
SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Python Constrained Random Testing Functional Coverage Assertion-Based Verification PLL DAC ADC Digital Design Verification Planning Scripting
10+ yrs exp

Wireless Radio Verification Engineer

Apple Inc

Sunnyvale, CA 14 days ago $184,700–$324,800
SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Python Functional Coverage Assertion-Based Verification PLL DAC ADC Digital Design Verification Planning Scripting
10+ yrs exp