Formal Equivalence Checking Methodology Engineer

Nvidia

Actively hiring
Us, Ca, Santa Clara, US Posted 65 days ago $136,000–$218,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join NVIDIA’s VLSI team as a Formal Equivalence Checking Methodology Engineer, where you’ll develop and maintain robust equivalence checking flows (FEC/FEV) across various stages of the design cycle, from RTL to GDSII. Your responsibilities include collaborating with ASIC teams to understand requirements, optimizing verification methodologies for performance and capacity, debugging issues related to constraints and coding styles, and training IP teams on formal verification techniques. You’ll need a BS in Electrical or Computer Engineering (MS preferred) with 3+ years of CAD experience, proficiency in Verilog and commercial EDA tools, scripting skills in Python or Perl, and knowledge of advanced equivalence checking methods like sequential equivalence checking and X-verification. This role is pivotal in ensuring the functional integrity of complex VLSI designs for applications in Deep Learning, AI, Robotics, Autonomous Driving, Gaming, and High Performance Computing.

Skills

Verilog Python Perl Equivalence checking (FEC or FEV) RTL Linting flows Sequential equivalence checking X-verification Low-power equivalence sign-off AI Machine learning frameworks Commercial EDA tools RTL Lint Logic Synthesis

What you'll do

  • Develop and maintain equivalence checking flows for various stages of VLSI design cycle.
  • Optimize verification methodologies for performance, capacity, and debug capabilities.
  • Debug failing verification issues related to constraints, RTL coding styles, and EDA tools.
  • Provide training on formal verification methodologies and standard processes to IP teams.
  • Stay updated with advancements in equivalence checking techniques and methodologies.

What we're looking for

  • BS in Electrical/Computer Engineering with 3+ years of CAD experience; MS preferred
  • Expertise in Verilog, ASIC design, and commercial EDA tools
  • Proficiency in equivalence checking (FEC/FEV) and RTL Linting flows
  • Strong scripting skills in Python or Perl
  • Excellent problem-solving, debugging, and analytical abilities
  • Ability to collaborate effectively with multi-functional teams
  • Knowledge of advanced formal verification techniques like sequential equivalence checking

Market check

Salary context

This $136,000–$218,500 range sits above 72% of similar postings on FindRole.

Peer median band

$117,000–$198,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$135,000–$183,650

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 802 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 798 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior SoC Verification Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 128 days ago $168,000–$264,500
SystemVerilog UVM Python Perl RTL simulation Hardware emulation FPGA prototyping C-model verification Verification IP Reusable verification components EDA tools CI/CD

System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 38 days ago $136,000–$218,500
C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink InfiniBand Ethernet I2C I3C SPI UART ARM CHI Zebu emulation

Design Verification Engineer

Broadcom

Usa-Co Broomfield, US 37 days ago $108,000–$172,800
SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent

System Integration Validation Engineer

General Motors (GM)

Remote (Gm Global Technical Center - Cole Engineering Center Tower, US) 14 days ago
CAN LIN DTCs logs Jira Power BI AI HIL SIL test automation regression testing validation plans test reports Product Validation Letters compliance summaries GM validation tools requirements and traceability tools data analysis reporting root-cause analysis issue management
Remote

SOC Verification and Methodology Engineer

Qualcomm

San Diego, Ca,Us, US 48 days ago $115,600–$173,400
SystemVerilog UVM Assertions Coverage-Based_Verification Test_Planning Tapeout SOC_Architecture ARM_Knowledge DSP AMBA_Bus DDR GPU Multimedia SBSA UCIe CXL Pre-Silicon_Emulation Power_Design Perl Python Formal_Verification

SOC Verification and Methodology Engineer

Qualcomm

San Diego, Ca,Us, US 22 days ago $98,500–$147,700
SystemVerilog UVM Assertions Coverage-based Verification Test Planning Tapeout Perl Python Formal Verification ARM Architecture SOC Architecture DSP AMBA Bus DDR GPU Multimedia SBSA Heterogeneous Multi-die System D2D Interfaces Pre-silicon Emulation