CVD Process Engineering Manager

Samsung Electronics

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Taylor, TX
Salary
$147,000–$200,500 / yr
Employment
Full-time
Posted
11 days ago
Freshness
Confirmed live yesterday
Closes
Dec 31, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $204k
This role $174k
$135k most similar roles pay here $257k

This role pays less than 69% of similar roles. Most pay $165,000–$243,600 — the shaded band above. At the midpoint, this role pays about $174k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Electronics

Samsung Electronics is a South Korean multinational corporation and a global leader in technology, specializing in consumer electronics, semiconductors, and home appliances.

Samsung Electronics currently has 83 open roles on FindRole.

Listed pay typically runs $106,000–$200,000 across 77 roles with salary data.

Most-posted roles

View all roles at Samsung Electronics

At a glance

TL;DR · CVD Process Engineering Manager

The CVD Process Engineering Manager leads the process engineering sub-team within the Chemical Vapor Deposition and Thin Films department at a semiconductor fabrication facility. This leadership role involves translating high-level objectives into operational roadmaps, managing resource allocation, and fostering cross-functional synergy between engineering and operations teams to reduce tool downtime. The manager oversees technical governance for 2nm semiconductor processes, manages risk mitigation for abnormalities, and drives the Continuous Improvement Process for production readiness. Key responsibilities include mentoring Technical Representatives, overseeing performance management cycles, and ensuring adherence to safety standards. The role requires expertise in 2nm integration and mastery of specific systems including eSPEC, PEMS, APC, RMS, and YMS. Candidates must also be proficient in industry-standard methodologies such as 8D, ALPS, PCCB, TMCB, and RACB to ensure consistent quality across all process pods.

What you'll do

  • Convert high-level site objectives into a cohesive operational roadmap for Process Technical Representatives.
  • Manage the allocation of manpower and technical resources to ensure key deliverables are met.
  • Drive collaboration between Engineering and Operations teams to eliminate bottlenecks and reduce tool downtime.
  • Establish and maintain standardized protocols for 8D, ALPS, and PCCB processes across all pods.
  • Mentor and coach Process TRs on performance management, goal setting, and talent development.
  • Provide executive-level guidance on semiconductor processes and integration specifically for 2nm technology.
  • Oversee the timeline for new tool process qualification to ensure mass production readiness.
  • Synthesize complex technical data into concise reports and presentations for site leadership.

What we're looking for

  • Deep expertise in 2nm semiconductor process engineering and integration.
  • Proven experience managing other managers or leading large, multi-tiered engineering teams in a high-volume manufacturing environment.
  • Expert-level understanding of eSPEC, PEMS, APC, RMS, and YMS systems.
  • Mastery of 8D, ALPS, PCCB, TMCB, and RACB process frameworks.
  • Ability to communicate technical risks to non-technical executives across complex organizational hierarchies.
  • Authorization to access information subject to U.S. export control laws.

More like this

Similar roles

Process Engineer IV

Applied Materials

Santa Clara, CA 44 days ago
CVD Plasma Processing Semiconductor Manufacturing Hardware Characterization Plasma Physics Process Engineering

Process Engineer IV

Lam Research

Fremont, CA 67 days ago $104,000–$231,000
Atomic Layer Deposition (ALD) Chemical Vapor Deposition (CVD) Physical Vapor Deposition (PVD) Reactive Ion Etching (RIE) Atomic Layer Etching (ALE) Inductively Coupled Plasma (ICP) Capacitively Coupled Plasma (CCP) Statistical Process Control (SPC) Design of Experiments (DOE) MATLAB Python JMP Minitab Material Characterization Surface Engineering
6+ yrs exp

Process Engineer IV

Lam Research

Fremont, CA 12 days ago $104,000–$231,000
Statistical Process Control Design of Experiments MATLAB Python JMP Minitab Atomic Layer Deposition Chemical Vapor Deposition Physical Vapor Deposition Reactive Ion Etching Atomic Layer Etching Inductively Coupled Plasma Capacitively Coupled Plasma Material Characterization Surface Engineering
6+ yrs exp

Process Engineer III

Applied Materials

Santa Clara, CA 45 days ago $124,000–$171,000
CVD Semiconductor Manufacturing Process Engineering Hardware Characterization Technical Documentation

Process Engineer III

Applied Materials

Santa Clara, CA 72 days ago $124,000–$171,000
CVD Semiconductor Manufacturing Process Engineering Hardware Characterization

Process Engineer

Applied Materials

Santa Clara, CA +1 2 days ago $108,000–$148,500
Deposition Etch Epitaxy (EPI) PVD Thin Films Design of Experiments (DOE) JMP Minitab Statistical Process Control Root-Cause Analysis Data Analytics Semiconductor Manufacturing Process Characterization Chemical Engineering
2+ yrs exp