CPU Performance Engineer, Platform Architecture

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $134,700–$203,000 / yr
Posted: 14 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $209k

This role $169k

$119k most similar roles pay here $279k

This role pays less than 81% of similar roles. Most pay $169,550–$248,781 — the shaded band above. At the midpoint, this role pays about $169k versus about $209k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Performance Engineer, Platform Architecture

Role Posting Log in to save

The CPU Performance Engineer, Platform Architecture joins the CPU Platform Architecture team to drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. This role focuses specifically on the memory subsystem, where you will define and optimize CPU and cache micro-architecture. You will identify performance bottlenecks in single-threaded and multi-threaded workloads across various product categories while collaborating with SoC designers to assess feasibility through modeling and RTL analysis. To succeed, you must possess expertise in CPU and SoC architecture, performance simulation environments, and object-oriented programming in C/C++. Proficiency in scripting languages like Perl or Python is required. The role involves refining ideas, improving the team's simulation environment, and addressing technical challenges related to memory latency tolerance, prefetching, caching policies, SIMD, vector architectures, and multi-processor performance within a research-driven development context.