CPU Performance Engineer, Platform Architecture

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $150,400–$225,300 / yr
Posted: 14 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $209k

This role $188k

$137k most similar roles pay here $277k

This role pays less than 59% of similar roles. Most pay $169,550–$248,781 — the shaded band above. At the midpoint, this role pays about $188k versus about $209k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Performance Engineer, Platform Architecture

Role Posting Log in to save

As a CPU Performance Engineer, Platform Architecture, you will join the CPU Platform Architecture team to drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. You will focus specifically on the memory subsystem, collaborating with SoC designers to define and optimize CPU and cache micro-architecture. Your daily responsibilities include identifying performance bottlenecks in single-threaded and multi-threaded workloads across various product categories, evaluating design improvements through modeling, and refining model correlation. To succeed, you must possess expertise in CPU and SoC architecture, performance simulation environments, and object-oriented programming in C/C++. You should also be proficient in scripting languages like Perl or Python. The role requires navigating complex technical challenges related to memory latency tolerance, prefetching, caching policies, SIMD, vector architectures, and multi-processor performance within a research-driven environment.