CPU Performance Architect, Platform Architecture

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $194,700–$292,400 / yr
Posted: 100 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $218k

This role $244k

$152k most similar roles pay here $307k

This role pays more than 64% of similar roles. Most pay $180,837–$254,750 — the shaded band above. At the midpoint, this role pays about $244k versus about $218k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Performance Architect, Platform Architecture

Role Posting Log in to save

As a CPU Performance Architect, Platform Architecture, you will join the CPU Platform Architecture team to drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs. You will focus on the memory subsystem, defining and optimizing CPU and cache micro-architecture while identifying performance bottlenecks in single-threaded and multi-threaded workloads across various product categories. Your daily work involves collaborating with SoC designers to assess feasibility through modeling, refining ideas, and improving simulation environments for data-driven decisions. The role requires expertise in CPU and SoC architecture, performance simulation environments, and object-oriented programming in C/C++. You will also utilize scripting languages like Perl or Python. Technical competencies include knowledge of memory latency tolerance techniques, prefetching, caching policies, SIMD, vector architectures, and multi-processor performance to solve complex microarchitecture challenges.